Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-06-27
2006-06-27
Jackson, Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S389000, C257S410000, C257S411000, C257S351000
Reexamination Certificate
active
07067889
ABSTRACT:
A two-type gate process is suitable for forming a gate insulation film partially formed of a high dielectric film, for example, a titanium oxide film (gate insulation film of the internal circuit) having a relative dielectric constant larger than that of silicon nitride on a substrate, and a silicon nitride film is deposited on the titanium oxide film. The silicon nitride film will prevent oxidation of the titanium oxide film when the surface of the substrate is subjected to thermal oxidation in the next process step. Next, the silicon nitride film and the titanium oxide film on the I/O circuit region are removed, while the silicon nitride film and the titanium oxide film on the internal circuit region remain, and the substrate is subjected to thermal oxidation to form a silicon oxide film as a gate insulation film on the surface of the I/O circuit region.
REFERENCES:
patent: 6184143 (2001-02-01), Ohashi et al.
patent: 6383921 (2002-05-01), Chan et al.
patent: 6445033 (2002-09-01), Hasegawa
patent: 6483151 (2002-11-01), Wakabayashi et al.
patent: 6501140 (2002-12-01), Honeycutt et al.
patent: 6518631 (2003-02-01), En et al.
patent: 6597046 (2003-07-01), Chau et al.
patent: 2003/0132500 (2003-07-01), Jones, Jr. et al.
patent: 2004/0070036 (2004-04-01), Setton
patent: 2004/0152340 (2004-08-01), Yamamoto et al.
patent: 05-082740 (1993-04-01), None
patent: 7-94716 (1995-04-01), None
patent: 07-142726 (1995-06-01), None
patent: 11-67932 (1999-03-01), None
patent: 2000-188338 (2000-07-01), None
patent: 2000-349285 (2000-12-01), None
patent: 2001-007330 (2001-01-01), None
patent: 2001-1769893 (2001-06-01), None
Kaushik et al, Device Characteristics of Crystalline Epitaxial Oxides on Silicon, Device research Conference, 2000. Confernce Digest. 58thDRC, 2000.
Japanese Office Action, dated Jun. 9, 2005 (4 pp.), for No. 2001-349543.
Hinoue Tatsuya
Ito Fumitoshi
Kamohara Shiro
Jackson Jerome
Nguyen Joseph
Renesas Technology Corp.
LandOfFree
Method for manufacturing semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3640232