Method for manufacturing semiconductor integrated circuit...

Etching a substrate: processes – Masking of a substrate using material resistant to an etchant

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C216S024000, C438S689000

Reexamination Certificate

active

07943054

ABSTRACT:
Cracks are generated in a resist film part used to form an opening part in a photoreceptor part, whereby etching is performed as far as the inter-layer insulating film in unintended portions. In order to prevent this, the resist pattern used as an etching mask is formed in a shape that disperses the stress. The stress is generated because the resist is hardened by post baking after having been exposed and developed. In order to disperse the stress, the opening part of the resist pattern is formed in a planar shape that has no corners.

REFERENCES:
patent: 7427530 (2008-09-01), Bae et al.
patent: 2008/0001242 (2008-01-01), Yamada
patent: 1624936 (2005-06-01), None
patent: A-2001-060713 (2001-03-01), None
patent: A-2004-153032 (2004-05-01), None
patent: A-2005-43793 (2005-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor integrated circuit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2646671

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.