Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-12-26
2010-11-02
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C438S030000, C438S149000, C438S150000
Reexamination Certificate
active
07827521
ABSTRACT:
When a design diagram of the semiconductor device by a conventional CAD tool is used, a pattern which can be formed with the ink-jet apparatus is limited; therefore, there is a possibility that some circuits of the desired semiconductor device cannot be formed as they are designed. A plurality of basic patterns which can be obtained by discharging with the ink-jet apparatus are prepared, and layout of a desired integrated circuit is performed by combining the patterns. A light-exposure mask is formed based on the layout obtained. Light exposure is performed using the light-exposure mask. Then, development is performed, and the resist film remains in the light-exposed region of which width is narrower than the diameter of the droplet landed. Liquid repellent treatment is performed to an exposed portion on the surface, and then the material droplet is dropped over the resist film. Discharging is selectively performed by a droplet discharging method to form a wiring of which width is narrower than the dot diameter.
REFERENCES:
patent: 6557964 (2003-05-01), Kawatoko et al.
patent: 6609845 (2003-08-01), Ninomiya
patent: 7138304 (2006-11-01), Hirai
patent: 7223703 (2007-05-01), Sasaki
patent: 7687326 (2010-03-01), Morisue et al.
patent: 2005/0166411 (2005-08-01), Scorvo
patent: 2005/0196710 (2005-09-01), Shiroguchi
patent: 2007/0065957 (2007-03-01), Fujii et al.
patent: 2001-30478 (2001-02-01), None
patent: 2002-29097 (2002-01-01), None
patent: 2005-12179 (2005-01-01), None
patent: 2007-116119 (2007-05-01), None
Fujii Gen
Takahashi Erika
Doan Nghia M
Husch Blackwell LLP Welsh & Katz
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186591