Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Utilizing reflow
Reexamination Certificate
2004-10-25
2008-11-04
Lee, Calvin (Department: 2892)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Utilizing reflow
Reexamination Certificate
active
07446054
ABSTRACT:
It is an object of the present invention to provide a method for manufacturing a semiconductor device in which prevention of disconnection due to a step caused by a surface shape before film formation, control of increase in the cost in forming an insulating film over a large-sized substrate, improvement of the usability efficiency of a material, and a reduction in the amount of waste are realized. In the invention, a first insulating film is formed by discharging a composition, a second insulating film is selectively formed over the first insulating film, and an opening is formed by etching the first insulating film by using the second insulating film as a mask. Afterwards, a conductive film is formed by discharging a composition over the opening, and a wiring in a lower layer and a wiring in an upper layer are connected each other with an insulating film therebetween.
REFERENCES:
patent: 5132248 (1992-07-01), Drummond et al.
patent: 5405787 (1995-04-01), Kurimoto
patent: 6071807 (2000-06-01), Watanabe et al.
patent: 6294401 (2001-09-01), Jacobson et al.
patent: 6362507 (2002-03-01), Ogawa et al.
patent: 6420261 (2002-07-01), Kudo
patent: 6475836 (2002-11-01), Suzawa et al.
patent: 6514801 (2003-02-01), Yudasaka et al.
patent: 6624071 (2003-09-01), Seki
patent: 6713389 (2004-03-01), Speakman
patent: 6794220 (2004-09-01), Hirai et al.
patent: 7192859 (2007-03-01), Yamazaki et al.
patent: 2001/0023121 (2001-09-01), Meijer et al.
patent: 2001/0027009 (2001-10-01), Matsubara et al.
patent: 2002/0070382 (2002-06-01), Yamazaki et al.
patent: 2003/0054653 (2003-03-01), Yamazaki et al.
patent: 2003/0059987 (2003-03-01), Sirringhaus et al.
patent: 2004/0147066 (2004-07-01), Yamazaki et al.
patent: 2004/0147113 (2004-07-01), Yamazaki et al.
patent: 2004/0253835 (2004-12-01), Kawase
patent: 2004/0263564 (2004-12-01), Maekawa et al.
patent: 2005/0072974 (2005-04-01), Nakamura et al.
patent: 2005/0122351 (2005-06-01), Yamazaki et al.
patent: 2005/0197031 (2005-09-01), Yamazaki et al.
patent: 2005/0206313 (2005-09-01), Yamazaki et al.
patent: 2005/0208863 (2005-09-01), Yamazaki et al.
patent: 2006/0158482 (2006-07-01), Nakamura et al.
patent: 2007/0164280 (2007-07-01), Maekawa et al.
patent: 2007/0178687 (2007-08-01), Yamazaki et al.
patent: 61-171.151 (1986-08-01), None
patent: 04-196.133 (1992-07-01), None
patent: 05-338187 (1993-12-01), None
patent: 06-182980 (1994-07-01), None
patent: 06-237063 (1994-08-01), None
patent: 09-320363 (1997-12-01), None
patent: 10-270843 (1998-10-01), None
patent: 11-103069 (1999-04-01), None
patent: 11-340129 (1999-12-01), None
patent: 2000-323572 (2000-11-01), None
patent: 2001-052864 (2001-02-01), None
patent: 2002-026014 (2002-01-01), None
patent: 2002-324966 (2002-11-01), None
patent: 2002-359246 (2002-12-01), None
patent: 2006-040.940 (2006-02-01), None
International Search Report of Application No. PCT/JP2004/016175; PCT7431, Dated: Feb. 1, 2005.
Written Opinion (Application No. PCT/JP2004/016175; PCT7431, Dated: Feb. 1, 2005.
Costellia Jeffrey L.
Lee Calvin
Nixon & Peabody LLP
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4030666