Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-02-06
2007-02-06
Everhart, Caridad (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S725000, C257SE21024, C257SE21033
Reexamination Certificate
active
10849221
ABSTRACT:
After forming a stopper film on a semiconductor substrate having a copper wiring layer therein, an interlayer insulating film made of a low dielectric constant material is formed on the stopper film. Then, after forming a capping film on the interlayer insulating film, a resist film having a predetermined pattern is formed on the capping film. The capping film and the interlayer insulating film are etched using the resist film as a mask to form an opening reaching the stopper film. After that, the stopper film exposed by the opening is etched, with the resist film left in place, to form a via hole. Then, the resist film is removed by ashing.
REFERENCES:
patent: 4201579 (1980-05-01), Robinson et al.
patent: 4529860 (1985-07-01), Robb
patent: 5691117 (1997-11-01), Lutsic et al.
patent: 6103616 (2000-08-01), Yu et al.
patent: 6124201 (2000-09-01), Wang et al.
patent: 6281135 (2001-08-01), Han et al.
patent: 6319850 (2001-11-01), Chang et al.
patent: 6372636 (2002-04-01), Chooi et al.
patent: 6426304 (2002-07-01), Chien et al.
patent: 6465352 (2002-10-01), Aoki
patent: 6509279 (2003-01-01), Fujii et al.
patent: 6536449 (2003-03-01), Ranft et al.
patent: 6607986 (2003-08-01), Seta et al.
patent: 6805139 (2004-10-01), Savas et al.
patent: 6815331 (2004-11-01), Lee et al.
patent: 2002/0058397 (2002-05-01), Smith et al.
patent: 2002/0090833 (2002-07-01), Matsuura
patent: 2002/0119677 (2002-08-01), Soda et al.
patent: 2002/0164877 (2002-11-01), Catabay et al.
patent: 1 308 994 (2003-05-01), None
patent: 04-261025 (1992-09-01), None
patent: 06-232098 (1994-08-01), None
patent: 10-209118 (1998-08-01), None
patent: 2000-299318 (2000-10-01), None
patent: 2000-352827 (2000-12-01), None
patent: 2001-110775 (2001-04-01), None
patent: 2001-189302 (2001-07-01), None
patent: 2001-257262 (2001-09-01), None
patent: 2002-043422 (2002-02-01), None
patent: 2002-203852 (2002-07-01), None
patent: 2002-261092 (2002-09-01), None
patent: 2002-373937 (2002-12-01), None
IBM Tech. Discl. Bull. vol. 9, No. 9 (Feb. 1967) p. 1228.
Inukai Kazuaki
Matsushita Atsushi
Everhart Caridad
Leydig , Voit & Mayer, Ltd.
Rohm & Co., Ltd.
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3878286