Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-06-27
2006-06-27
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S253000, C438S264000, C438S275000, C438S751000, C257S500000
Reexamination Certificate
active
07067389
ABSTRACT:
The present invention discloses a method for forming an element isolation film of a semiconductor device, comprising the steps of: sequentially forming a pad oxide film, a pad nitride film and a mask oxide film on a semiconductor substrate on which a first region for forming a high voltage device and a second region for forming a low voltage device or a flash memory cell are defined; etching the mask oxide film, the pad nitride film and the pad oxide film in the first region and the mask oxide film in the second region, and forming an oxide film for the high voltage device in the first region; removing the residual pad nitride film in the second region; removing the nitride film and partially removing the oxide film for the high voltage device in the first region, wherein the oxide film for the high voltage device has a third thickness; removing the residual pad oxide film in the second region; partially removing the oxide film for the high voltage device in the first region according to a cleaning process, wherein the oxide film for the high voltage device has a third thickness; and forming a tunnel oxide film over the resulting structure, wherein a gate oxide film for a high voltage device including the oxide film for the high voltage device and the tunnel oxide film is formed in the first region, and the tunnel oxide film for the low voltage device and cell is formed in the second region.
REFERENCES:
patent: 6465306 (2002-10-01), Ramsbey et al.
patent: 6642105 (2003-11-01), Kim et al.
Lee Seung Cheol
Park Sang Wook
Hynix / Semiconductor Inc.
Jr. Carl Whitehead
Marshall & Gerstein & Borun LLP
Rodgers Colleen E.
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3622700