Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Patent
1996-12-30
1998-06-30
Trinh, Michael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
438182, 438579, H01L 21338
Patent
active
057733333
ABSTRACT:
Method for manufacturing a self-aligned T-type gate in which an ohmic electrode and a T-type gate electrode are simultaneously disposed and its excellent reproductivity is obtained and the overall process is simplified is disclosed, including the steps of: forming an insulating layer, a first metal layer, and a first photoresist layer and patterning the first photoresist layer; selectively removing the first metal layer such that the first metal layer under a pattern of the first photoresist layer is under-cut in a mesa form to form a gate pattern, and selectively removing the insulating layer such that the insulating layer under the first metal layer is under-cut in a same form as the first metal layer so as to pattern ohmic electrode regions; forming a second metal layer on the ohmic electrode regions to form ohmic electrodes and selectively removing the insulating layer to be unsymmetrical with respect to the center of the first metal layer; forming a second photoresist layer on the entire surface inclusive of the first metal layer and selectively removing the second photoresist layer to expose the first metal layer inclusive of one of the ohmic electrodes; forming a third photoresist layer on the entire surface inclusive of the exposed ohmic electrode and exposing a surface of the first metal layer; and removing the first metal layer, selectively removing the insulating layer to form a gate electrode region, and forming a third metal layer on the entire surface to form a T-type gate.
REFERENCES:
patent: 4353935 (1982-10-01), Symersky
patent: 4700462 (1987-10-01), Beaubien et al.
patent: 4731340 (1988-03-01), Chang et al.
patent: 4767721 (1988-08-01), Liao et al.
patent: 5032541 (1991-07-01), Sakamoto et al.
patent: 5338703 (1994-08-01), Matsuoka
LG Semicon Co. Ltd.
Trinh Michael
White John P.
LandOfFree
Method for manufacturing self-aligned T-type gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing self-aligned T-type gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing self-aligned T-type gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1858467