Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Charge transfer device
Reexamination Certificate
2000-11-22
2002-05-14
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Charge transfer device
C438S207000
Reexamination Certificate
active
06387735
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a method for manufacturing FET (Field Effect Transistor) and, more particularly, to a method for manufacturing FET having a fine gate on the order of submicrons. Such FET is used as a constituent element of semiconductor integrated circuit.
Conventionally, for example, CMOSLSI (Complementary Metal-Oxide Semiconductor Large-Scale Integrated circuit) having polycrystalline silicon gate is manufactured generally by a process flow as shown in FIG.
5
. First, ion implantation is performed to form necessary wells on a semiconductor substrate (S
101
), and device isolation regions for isolating MOS transistors to be formed, from one another, is formed (S
102
). Next, ion implantation for adjusting the threshold value Vth of N-channel MOS transistor or P-channel MOS transistor and for preventing punchthrough is performed (S
103
). Next, after gate oxide is formed, polycrystalline silicon is deposited all over the substrate, and the polycrystalline silicon is processed by photolithography and etching, by which gate electrodes is formed (S
104
). Subsequently, measurement of gate length (line width measurement) is performed (S
105
). A result of this gate length measurement, i.e., a “shift” of gate length measured value of one lot from a target gate length is fed back to photolithography conditions and etching conditions for succeeding lots so that the gate length of succeeding lots becomes the target gate length (a control route therefor is shown by arrow F in FIG.
5
). Next, with the gate electrode used as a mask, LDD (Lightly Doped Drain) implantation and halo-implantation are performed, by which LDD region and halo-implantation region are formed in both-side regions of the gate electrode (S
106
). Subsequently, side wall made of SiO
2
is formed on the side faces of the gate electrode, and source/drain implantation is performed with the gate electrode and the side walls used as a mask, by which source/drain region of high impurity concentration is formed at regions away from the gate electrode by a distance generally corresponding to the thickness of the side wall (S
107
). After this, an interlayer insulator is deposited all over the substrate, and heat treatment for activating the implanted impurities is performed. Then, contact windows are formed and wiring electrodes are formed (S
108
).
As is well known, in MOS transistor having a gate length shorter than 1 &mgr;m, the channel effect becomes prominent so that variations in machining dimensions of the gate length largely affect the transistor characteristics (such as threshold voltage Vth, drain current Ids, drain withstand voltage BVds, etc.). For example, as shown in
FIG. 3
, as the drain current IdsPch of the P-channel transistor increases, the number of defective chips increases. Due to this, in the manufacturing process of MOS transistor having a gate length of the order of submicrons, it is of great importance to control the gate length. For this reason, as described above, a result of measuring the gate length of one lot is fed back to the photolithography conditions and etching conditions of succeeding lots.
Under the present circumstances, however, since the dimensional accuracy has reached to a limit even with the use of the state-of-the-art stepper, there is a possibility that the gate length of the lot may fall outside the permissible range (so-called specifications, which are previously set, for example, as +0.020 &mgr;m for a target gate length of 0.300 &mgr;m) due to weather conditions or the like. If the gate length of a lot falls outside the permissible range by the prior art manufacturing method, in which a step of determining or adjusting the transistor characteristics (Vth, Ids etc.) relating to the short-channel effect is involved before the step of gate electrode formation, there would inevitably occur lot rejection or yield lowering and, moreover, production efficiency (production output per unit time) lowering.
SUMMARY OF THE INVENTION
Therefore, an object of the present invention is to provide a method for manufacturing FET which is capable of successfully controlling transistor characteristics relating to the short-channel effect even if the gate length has varied to some extent in the step of gate electrode formation.
The present invention has been achieved based on a conception that for the process of manufacturing MOS transistor having a gate length of 0.40 &mgr;m or less, more prominently 0.35 &mgr;m or less, transistor characteristics relating to the short-channel effect can be controlled by changing the dose (implantation amount) for source and drain implantation.
That is, in the process of manufacturing MOS transistor having a gate length of about 0.4 &mgr;m to 0.5 &mgr;m or less, changing the gate length to such an extent as to cause changes in the transistor characteristics relating to the short-channel effect (changes of about 0.01 &mgr;m) would entail a need for changing the dose (implantation amount) for source and drain implantation about 0.5 to 3 folds. Such a large change in the dose for source and drain implantation would have a considerable influence on not only the transistor characteristics relating to the short-channel effect but also the contact resistance and the parasitic capacitance of the source/drain region. On this account, the idea that the transistor characteristics are controlled by changing the dose for source/drain implantation has never been provided so far.
However, the present inventor assumed that transistor characteristics relating to the short-channel effect could be controlled by changing the dose for source/drain implantation without adversely affecting the other transistor characteristics, and demonstrated the conception, when the target gate length becomes 0.40 &mgr;m or less, more prominently 0.35 &mgr;m or less.
Therefore, according to the present invention, there is provided a method for manufacturing a field effect transistor including the steps of forming a gate electrode having a gate length of 0.4 &mgr;m or less on a semiconductor substrate, and subsequently forming a source region and a drain region on a substrate surface on both sides of the gate electrode, respectively, the method further comprising the step of: with a gate length of the gate electrode measured, setting a dose of ion implantation for forming the source region and the drain region variably according to a measured value of the gate length so that transistor characteristics relating to short-channel effect of the field effect transistor to be formed are controlled to a specified level.
It is noted here that the terms, “characteristics relating to the short-channel effect,” refer to characteristics that depend on the gate length such as threshold voltage Vth and drain current Ids.
In the method for manufacturing FET according to the present invention, a gate electrode having a gate length of 0.4 &mgr;m or less is formed on a semiconductor substrate. The gate length of this gate electrode is measured, and the dose of ion implantation for forming the source region and the drain region is set variably according to the gate length measured value. As a result of this, even if the gate length has varied to some extent in the step of gate electrode formation, the characteristics relating to the short-channel effect of FET to be formed can be controlled to a specified level. Accordingly, rejection of lots in the semiconductor manufacturing process can be avoided, so that yield and production efficiency can be enhanced.
More specifically, when the gate length measured value is larger than the target gate length, the dose of ion implantation for forming the source region and the drain region is set so as to be increased, and when the gate length measured value is smaller than the target gate length, the dose of ion implantation for forming the source region and the drain region is set so as to be decreased. When the dose of ion implantation for forming the source region and the drain region is increased, lateral diffusion of the s
KMT Semiconductor, Ltd.
Le Thao P
Nelms David
Troxell Law Office PLLC
LandOfFree
Method for manufacturing field effect transistor capable of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing field effect transistor capable of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing field effect transistor capable of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2871661