Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-09-18
2007-09-18
Lee, Calvin (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257S767000
Reexamination Certificate
active
11347265
ABSTRACT:
A semiconductor protection element is provided in which no heat generation occurs in a concentrated manner, in a region having a high resistance value even when electrostatic discharge (ESD) is applied, without an increase in an area of the semiconductor device. The semiconductor protection element is made up of an N-type well, P-type semiconductor substrate having a pair of N+ diffusion layers each having an impurity concentration being higher than that of the N-type well, and a silicide layer partially formed on each of the two N+ diffusion layers. The N-type well has a first exposed region being exposed on the semiconductor substrate and the silicide layer is so formed that a part of each of the two N+ diffusion layers has a second exposed region being exposed successively so as to be in contact with the first exposed region. The first exposed region is sandwiched by two N+ diffusion layers.
REFERENCES:
patent: 5208472 (1993-05-01), Su et al.
patent: 5637902 (1997-06-01), Jiang
patent: 5702972 (1997-12-01), Tsai et al.
patent: 5744395 (1998-04-01), Shue et al.
patent: 5838033 (1998-11-01), Smooha
patent: 6265252 (2001-07-01), Lin
patent: 6479870 (2002-11-01), Chen et al.
patent: 6528380 (2003-03-01), Woolery et al.
patent: 6531745 (2003-03-01), Woolery et al.
patent: 6534402 (2003-03-01), Liao
patent: 2002/0030230 (2002-03-01), Okawa et al.
patent: 02-271673 (1990-11-01), None
patent: 04-241452 (1992-08-01), None
patent: 07-183516 (1995-07-01), None
patent: 07-202009 (1995-08-01), None
patent: 10-098186 (1998-04-01), None
patent: 2773220 (1998-04-01), None
patent: 2000-156469 (2000-06-01), None
Foley & Lardner LLP
Lee Calvin
LandOfFree
Method for manufacturing a semiconductor protection element... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a semiconductor protection element..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a semiconductor protection element... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3799362