Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate
2011-04-12
2011-04-12
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ion implantation of dopant into semiconductor region
C257SE21311
Reexamination Certificate
active
07923361
ABSTRACT:
The resist film after high-concentration ion implantation has a hard modified layer on the surface thereof, and is difficult to remove in the temperature region as low as about 150 degrees centigrade. This is because the etching rate of the modified layer sharply decreases with a decrease in temperature. The temperature is increased up to about 250 degrees centigrade to perform an ashing treatment in vacuum in order to increase the etching rate of the modified layer. Then, there occurs a popping phenomenon that the inside resist solvent swells and breaks. The residues scattered thereby of the modified layer and the like seize the wafer surface, and also become difficult to remove even in the subsequent cleaning. According to the present application, in order to remove the resist hardened by ion implantation and the like, the to-be-treated wafer is baked under atmospheric pressure, and then, is subjected to a plasma ashing treatment within the temperature region as high as around 300 degrees centigrade under an oxygen gas atmosphere substantially including an oxygen gas.
REFERENCES:
patent: 5591654 (1997-01-01), Kishimura
patent: 6800512 (2004-10-01), Itonaga et al.
patent: 2005/0199262 (2005-09-01), Jeon et al.
patent: 2001-044178 (2001-02-01), None
patent: 2003-188151 (2003-07-01), None
patent: 2005-523586 (2005-08-01), None
patent: 2007-103509 (2007-04-01), None
Aida Naoto
Shibuya Katsuhisa
Waki Hiromichi
Chaudhari Chandra
Miles & Stockbridge P.C.
Renesas Electronics Corporation
LandOfFree
Method for manufacturing a semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a semiconductor integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2698512