Semiconductor device manufacturing: process – Making field effect device having pair of active regions...
Reexamination Certificate
2005-08-30
2005-08-30
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
C438S149000, C438S197000, C438S287000, C438S584000, C438S585000, C438S591000, C438S758000, C438S761000, C438S762000, C438S765000, C438S770000, C438S775000, C438S778000, C438S787000
Reexamination Certificate
active
06936503
ABSTRACT:
In a pretreatment process, a silicon oxide film (13) with nitrogen content is formed on a semiconductor substrate (10). In a segregation process executing heat treatment in an in-oxidiz-able gas atmosphere, a silicon nitride layer (14) segregates out at the interface of the silicon substrate (10) and the silicon oxide film (13). After this, the unnecessary silicon oxide film (13) on the silicon nitride layer (14) is removed, and a silicon oxide layer (15) is formed beneath the exposed silicon nitride layer (14) with oxygen passing through the exposed silicon nitride layer (14). Whereby, a gate electrode (16) is formed on the gate insulating film consisting of the silicon nitride layer (14) and the silicon oxide layer (15).
REFERENCES:
patent: 4851370 (1989-07-01), Doklan et al.
patent: 5464783 (1995-11-01), Kim et al.
patent: 5464792 (1995-11-01), Tseng et al.
patent: 5972800 (1999-10-01), Hasegawa
patent: 6150286 (2000-11-01), Sun et al.
patent: 6245616 (2001-06-01), Buchanan et al.
patent: 6284580 (2001-09-01), Takehiro
patent: 6362085 (2002-03-01), Yu et al.
patent: 6399519 (2002-06-01), Ibok
patent: 6569781 (2003-05-01), Dokumaci et al.
patent: 6716695 (2004-04-01), Hattangady et al.
patent: 6727134 (2004-04-01), Chen et al.
patent: 2002/0039844 (2002-04-01), Lee
patent: 2004/0023454 (2004-02-01), Yao et al.
patent: 2004/0147136 (2004-07-01), Chen et al.
patent: 2001-274260 (2001-10-01), None
Elms Richard
Luhrs Michael K.
Oki Electric Industry Co. Ltd.
Volentine Francos & Whitt PLLC
LandOfFree
Method for manufacturing a MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a MOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3519985