Method for manufacturing a high integration density power...

Details Method for manufacturing a high integration density power... Method for manufacturing a high integration density power...

2005-11-21

2009-10-13

Lebentritt, Michael S (Department: 2829)

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Recessed oxide by localized oxidation

C438S449000, C438S532000, C438S634000, C438S646000, C438S655000, C257SE21016, C257SE21022, C257SE21576

Reexamination Certificate

active

07601610

ABSTRACT:
A process for the realization of a high integration density power MOS device includes the following steps of: providing a doped semiconductor substrate with a first type of conductivity; forming, on the substrate, a semiconductor layer with lower conductivity; forming, on the semiconductor layer, a dielectric layer of thickness comprised between 3000 and 13000 A (Angstroms); depositing, on the dielectric layer, a hard mask layer; masking the hard mask layer by means of a masking layer; etching the hard mask layers and the underlying dielectric layer for defining a plurality of hard mask portions to protect said dielectric layer; removing the masking layer; isotropically and laterally etching said dielectric layer forming lateral cavities in said dielectric layer below said hard mask portions; forming a gate oxide of thickness comprised between 150 and 1500 A (Angstroms) depositing a conductor material in said cavities and above the same to form a recess spacer, which is totally aligned with a gate structure comprising said thick dielectric layer and said gate oxide.

REFERENCES:
patent: 4145700 (1979-03-01), Jambotkar
patent: 4318759 (1982-03-01), Trenary et al.
patent: 5254494 (1993-10-01), Van Der Plas et al.
patent: 5445978 (1995-08-01), Yilmaz
patent: 5510281 (1996-04-01), Ghezzo et al.
patent: 5814859 (1998-09-01), Ghezzo et al.
patent: 5933734 (1999-08-01), Ferla et al.
patent: 5981343 (1999-11-01), Magri et al.
patent: 6215152 (2001-04-01), Herbert
patent: 6222232 (2001-04-01), Magri' et al.
patent: 6326271 (2001-12-01), Magri' et al.
patent: 6423986 (2002-07-01), Zhao
patent: 6596609 (2003-07-01), Cheng et al.
patent: 6979863 (2005-12-01), Ryu
patent: 2002/0093033 (2002-07-01), Zommer et al.
patent: 2002/0140042 (2002-10-01), Stout
patent: 2003/0057497 (2003-03-01), Higashida et al.
patent: 2004/0031981 (2004-02-01), Grivna
patent: 2004/0142531 (2004-07-01), Chan et al.
patent: 2004/0185646 (2004-09-01), Herzum
patent: 2005/0145852 (2005-07-01), Kumar et al.
patent: 2006/0086974 (2006-04-01), Balakrishnan
patent: WO 99/33119 (1999-07-01), None
Patent Abstracts of Japan vol. 1997, No. 07, Jul. 31, 1997 JP 09 082965 A, Mar. 28, 1997, Yokogawa Electric Corp.
European Search Report for EP 05 02 5288 dated Feb. 21, 2006.
Shenai K et al.: “Selectively Silicided Vertical Power Double-Diffused Metal-Oxide Semiconductor Field Effect Transistors for High-Frequency Power Switching Applications”, Journal of Vacuum Science and technology Part B, vol. 6, No. 6, Nov. 1988, pp. 1740-1745.
European Search Report for EP 05 02 5285 dated Mar. 3, 2006.
European Search Report for EP 05 02 5287 dated May 29, 2006.
Berger, Wayne, et al., RF-LDMOS: A Device Technology for High Power RF Infrastructure Applications, XP010767463, IEEE pp. 189-192, Oct. 24, 2004.
Antipov I, Mask-Independent Short Channel MOS, XP000671029, IBM Technical Disclosure bulletin, vol. 21, No. 12, pp. 4852-4854, May 1, 1979.

Affiliated with

Also associated with

Rating

Method for manufacturing a high integration density power... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing a high integration density power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a high integration density power... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4117038