Fishing – trapping – and vermin destroying
Patent
1994-12-19
1996-03-26
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 42, 437183, 437189, 437190, H01L 21265
Patent
active
055019951
ABSTRACT:
A method for manufacturing an electrode, e.g., a gate electrode of a MOS transistor, and an electrode and MOS transistor manufactured in accordance with this method. The method includes the steps of forming a first diffusion preventing layer on an underlying layer, forming a mask pattern having an opening on the first diffusion preventing layer, forming a metal layer on a portion of the first diffusion preventing layer exposed by the opening in the mask pattern, forming a metal layer on the exposed portion of the first diffusion preventing layer, forming a second diffusion preventing layer on the resultant structure, etching back the second diffusion preventing layer to leave a remaining portion thereof on the metal layer, removing the mask pattern, and forming a third diffusion preventing layer on exposed portions of the remaining portion of the second diffusion preventing layer, exposed sidewalls of the metal layer, and exposed portions of the first diffusion preventing layer. Preferably, the first, second, and third diffusion preventing layers are comprsied of titanium nitride, and the metal layer is comprised of copper.
REFERENCES:
patent: 5158388 (1993-03-01), Kawai
patent: 5183770 (1993-02-01), Ayukawa et al.
patent: 5212105 (1993-05-01), Kizu et al.
patent: 5213991 (1993-05-01), Inokawa et al.
patent: 5284799 (1994-02-01), Sato
patent: 5298446 (1994-03-01), Onishi et al.
patent: 5314834 (1994-05-01), Mazure et al.
patent: 5372959 (1994-12-01), Chan
patent: 5429589 (1995-07-01), Fiordalice et al.
Moon Jong
Park Kyu-Charn
Shim Tae-earn
Shin Hyun-koock
Donohoe Charles R.
Hearn Brian E.
Picardat Kevin M.
Samsung Electronics Co,. Ltd.
Westerlund Robert A.
LandOfFree
Method for manufacturing a gate electrode of a MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a gate electrode of a MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a gate electrode of a MOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-915297