Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2006-03-14
2006-03-14
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S323000, C712S205000
Reexamination Certificate
active
07013400
ABSTRACT:
A register in the control unit of the CPU that is used to keep track of the address of the current or next instruction is called a program counter. In an SMT system having two threads, the CPU has program counters for both threads and means for alternately selecting between program counters to determine which thread supplies an instruction to the instruction fetch unit (IFU). The software for the SMT assigns a priority to threads entering the code stream. Instructions from the threads are read from the instruction queues pseudo-randomly and proportional to their execution priorities in the normal power mode. If both threads have a lowest priority, a low power mode is set generating a gated select time every N clock cycles of a clock when valid instructions are loaded. N may be adjusted to vary the amount of power savings and the gated select time.
REFERENCES:
patent: 5247677 (1993-09-01), Welland et al.
patent: 5892959 (1999-04-01), Fung
patent: 6073159 (2000-06-01), Emer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6256775 (2001-07-01), Flynn
patent: 6308279 (2001-10-01), Toll et al.
patent: 6341347 (2002-01-01), Joy et al.
patent: 6651158 (2003-11-01), Burns et al.
patent: 6658447 (2003-12-01), Cota-Robles
patent: 6697935 (2004-02-01), Borkenhagen et al.
patent: 6735707 (2004-05-01), Kapil
patent: 6857064 (2005-02-01), Smith et al.
patent: 6883107 (2005-04-01), Rodgers et al.
patent: 6931639 (2005-08-01), Eickemeyer
patent: 2002/0083353 (2002-06-01), Orenstein et al.
patent: 2003/0028816 (2003-02-01), Bacon
patent: 2003/0233394 (2003-12-01), Rudd et al.
patent: 2004/0073822 (2004-04-01), Greco et al.
R. Iris Bahar et al. “Power and Energy Reduction Via Pipeline Balancing,”International Symposium on Computer Architecture, ISCA, 2001, Goteborg, Sweden, Jun. 30, 2001, pp. 205-216.
Kalla Ronald N.
Pham Minh Michelle Q.
Ward, III John W.
Cao Chun
Frankeny Richard F.
International Business Machines - Corporation
Salys Casimer K.
Winstead Sechrest & Minick P.C.
LandOfFree
Method for managing power in a simultaneous multithread... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for managing power in a simultaneous multithread..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for managing power in a simultaneous multithread... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3581549