Method for managing operability of on-chip debug capability

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S187000

Reexamination Certificate

active

07849315

ABSTRACT:
A method for managing operability of an on-chip debug capability (24) in a product (26) configured to execute software (30) includes storing (74, 76) a debug public key (40) and an operational public key (44) in product memory (54). The software (30) with either a debug signature (82) or an operational signature (88) is saved (84) in the memory (56). When enablement indication is received, the debug signature (82) is validated (102) using the debug public key (40). The debug capability (24) is enabled upon validation of the signature (82) and the software (30) is allowed to execute. When disablement indication is received, the operational signature (88) is verified (112) using the operational public key (44). The on-chip debug capability (24) is disabled upon verification of the signature (88) and the software (30) is allowed to execute.

REFERENCES:
patent: 5898862 (1999-04-01), Vajapey
patent: 6145122 (2000-11-01), Miller et al.
patent: 6167365 (2000-12-01), Karthikeyan et al.
patent: 6289300 (2001-09-01), Brannick et al.
patent: 6757829 (2004-06-01), Laczko et al.
patent: 6973592 (2005-12-01), Debling
patent: 7131046 (2006-10-01), Volkerink et al.
patent: 7539868 (2009-05-01), Balard et al.
patent: 2003/0126350 (2003-07-01), Murdock et al.
patent: 2004/0019827 (2004-01-01), Rohfleisch et al.
patent: 2004/0167859 (2004-08-01), Mirabella
Charles Swingler, On-Chip Emulation for Functional Test and Diagnosis, EE-Evaluation Engineering, Mar. 2003, Nelson Publishing Inc.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for managing operability of on-chip debug capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for managing operability of on-chip debug capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for managing operability of on-chip debug capability will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4226125

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.