Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1999-10-21
2002-05-07
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S643000, C438S688000, C438S752000, C438S304000, C438S305000
Reexamination Certificate
active
06383917
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method for making integrated circuits.
BACKGROUND OF THE INVENTION
Integrated circuits are made by forming on a substrate, such as a silicon wafer, layers of conductive material that are separated by layers of dielectric material. Trenches may be etched into the dielectric layers, e.g., when forming single or dual damascene interconnect structures, then filled with a conductive material to form conductive layers.
In the conventional process, generally, the surface of a conductive layer formed in a trench is substantially flush with the surface of the dielectric layer or layers that insulate the conductive layer. In some circumstances, such an attribute may be undesirable. Take, for example, an integrated circuit that includes a dielectric layer made from a low dielectric constant material. Such a dielectric layer may ensure that a conductive layer's RC related delays are reduced. Such a layer, however, may have poor mechanical integrity. To improve the mechanical strength of the overall dielectric layer, a second dielectric layer, having a higher dielectric constant and superior mechanical strength, may be formed on the layer with the low dielectric constant. Because that second layer has a relatively high dielectric constant, however, some of the RC delay reducing benefit, which the low dielectric constant material provides, will be lost when such a layer is used to form part of the overall dielectric layer.
There is thus a need for an improved method for making an integrated circuit in which the surface of a conductive layer formed in a trench is recessed from the surface of the dielectric layer or layers that insulate the conductive layer. There is also a need for such a method that produces an integrated circuit that has acceptable RC characteristics, while using mechanically strong dielectric layers to separate the conductive layers. This application describes such a method.
SUMMARY OF THE INVENTION
An improved method for making an integrated circuit is described. That method comprises forming a dielectric layer on a substrate, then etching a trench into that layer. After filling the trench with a conductive material, the conductive material is electropolished to form a recessed conductive layer within the dielectric layer. In a preferred embodiment, a dielectric layer having a relatively high dielectric constant is formed on top of a dielectric layer having a relatively low dielectric constant. A trench is etched through the upper layer and into the lower layer, then filled with a conductive material. That conductive material is then electropolished to form a recessed conductive layer that is separated from the dielectric layer that has a relatively high dielectric constant.
REFERENCES:
patent: 5266526 (1993-11-01), Aoyama et al.
patent: 5705430 (1998-01-01), Avanzino et al.
patent: 5891805 (1999-04-01), Cheng et al.
patent: 6001730 (1999-12-01), Farkas et al.
patent: 6040243 (2000-03-01), Li et al.
patent: 6090696 (2000-07-01), Jang et al.
patent: 6093966 (2000-07-01), Venkatraman
patent: 6114243 (2000-09-01), Gupta et al.
patent: 6153511 (2000-11-01), Watatani
patent: 6153521 (2000-11-01), Cheung et al.
patent: 6156642 (2000-12-01), Wu et al.
patent: 6171960 (2001-01-01), Lee
patent: 6191025 (2001-02-01), Liu et al.
patent: 6191029 (2001-02-01), Hsiao et al.
patent: 6191031 (2001-02-01), Taguchi et al.
patent: 6197678 (2001-03-01), Yu
patent: 6204179 (2001-03-01), McTeer
patent: 6211085 (2001-04-01), Liu
patent: 6251774 (2001-06-01), Harada et al.
patent: 6291887 (2001-09-01), Wang et al.
R. Contolini, A. Bernhardt, and S. Mayer,Electrochemical Planarization for Multilevel Metallization, J. Electrochem, Soc., vol. 141, No. 9, pp. 2503-2510 (Sep. 1994).
R. contolini, S. Mayer A. Bernhardt, and G.E. Georgiou,A Copper via Plug Process by Electrochemical Planarization, presented at the 1993 VSLI Multilevel Interconnection Conference, Jun. 8-9, 1993, Santa Clara, CA.
Intel Corporation
Luu Chuong A.
Seeley Mark V.
Smith Matthew
LandOfFree
Method for making integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2871699