Metal working – Method of mechanical manufacture – Electrical device making
Patent
1995-01-30
1997-08-12
Tolin, Gerald P.
Metal working
Method of mechanical manufacture
Electrical device making
361689, 361775, H05K 336
Patent
active
056552904
ABSTRACT:
A three dimensional module for housing a plurality of integrated circuit chips is shown. The IC chips are mounted in rows on a plurality of substrates. Parallel to each row are communications bars which provide signal paths allowing chips on one substrate to communicate with those on another substrate. The communications bars also serve as spacers between substrates, thereby forming cooling channels. The IC chips are disposed in the cooling channels so that they come into direct contact with the cooling fluid. Signal lines to and from the IC chips are kept as separated as possible from the power lines so as to minimize noise. To this end, relatively thick power supply straps are mounted to each substrate below each row of IC chips. The power supply straps are, in turn, connected to power feed straps such that a very low impedance power supply path to the IC chips is maintained. The overall design of the three dimensional structure of the present invention is highly modular to facilitate high yield fabrication and repair.
REFERENCES:
patent: 3643135 (1972-02-01), Devore
patent: 3949274 (1976-04-01), Anacker
patent: 4202007 (1980-05-01), Dougherty et al.
patent: 4249302 (1981-02-01), Crepeau
patent: 4489363 (1984-12-01), Goldberg
patent: 4499607 (1985-02-01), Higgins
patent: 4502098 (1985-02-01), Brown et al.
patent: 4525921 (1985-07-01), Carson et al.
patent: 4574331 (1986-03-01), Smolley
patent: 4581679 (1986-04-01), Smolley
patent: 4631636 (1986-12-01), Andrews
patent: 4638348 (1987-01-01), Brown et al.
patent: 4640010 (1987-02-01), Brown
patent: 4688151 (1987-08-01), Kraws
patent: 4695872 (1987-09-01), Chatterjee
patent: 4718163 (1988-01-01), Berland
patent: 4727410 (1988-02-01), Higgins III
patent: 4733461 (1988-03-01), Nakano
patent: 4739444 (1988-04-01), Zushi
patent: 4770640 (1988-09-01), Walter
patent: 4771366 (1988-09-01), Blake
patent: 4774630 (1988-09-01), Reisman
patent: 4801992 (1989-01-01), Golubic
patent: 4803592 (1989-02-01), Kraus
patent: 4807021 (1989-02-01), Okumura
patent: 4811082 (1989-03-01), Jacobs
patent: 4841355 (1989-06-01), Parks
patent: 4855809 (1989-08-01), Malhi
patent: 4858073 (1989-08-01), Gregory
patent: 4862249 (1989-08-01), Carlson
patent: 4873764 (1989-10-01), Grimm
patent: 5132613 (1992-07-01), Papae
patent: 5426563 (1995-06-01), Moresco
"Power Grid Image For Embedded Arrays, " IBM Technical Disclosure Bulletin, vol. 32, No. 8B, Jan. 1990.
Val, et al., "3-D Interconnection for Ultra-Dense Multichip Modules," IEEE Transactions On Components, Hybrids, and Manufacturing Technology, vol. 13, No. 4, Dec. 1990, pp. 814-821.
Andrews, "Parallel Printed Circuit Manifold," Motorola Technical Developments, vol. 7, Oct. 1987, pp. 22-23.
Iverson, "Next Generation Power Electronics for Space and Aircraft Part II-Packing," Proceedings of the 26th Intersociety Energy Conversion Engineering Conference, IECEC-91, Aug. 4-9, 1991, pp. 177-182.
Horine David A.
Moresco Larry L.
Wang Wen-chou Vincent
Fujitsu Limited
Tolin Gerald P.
LandOfFree
Method for making a three-dimensional multichip module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a three-dimensional multichip module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a three-dimensional multichip module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-152707