Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2003-10-20
2008-12-30
Lee, Thomas (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S104000, C712S010000, C712S016000
Reexamination Certificate
active
07472392
ABSTRACT:
One aspect of the present invention relates to a method for balancing the load of an n-dimensional array of processing elements (PEs), wherein each dimension of the array includes the processing elements arranged in a plurality of lines and wherein each of the PEs has a local number of tasks associated therewith. The method comprises balancing at least one line of PEs in a first dimension, balancing at least one line of PEs in a next dimension, and repeating the balancing at least one line of PEs in a next dimension for each dimension of the n-dimensional array. The method may further comprise selecting one or more lines within said first dimension and shifting the number of tasks assigned to PEs in said selected one or more lines.
REFERENCES:
patent: 4386413 (1983-05-01), Vignes et al.
patent: 4633387 (1986-12-01), Hartung et al.
patent: 4992933 (1991-02-01), Taylor
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5241677 (1993-08-01), Naganuma et al.
patent: 5535387 (1996-07-01), Matsouka et al.
patent: 5581773 (1996-12-01), Glover
patent: 5630129 (1997-05-01), Wheat
patent: 5701482 (1997-12-01), Harrison et al.
patent: 5850489 (1998-12-01), Rich
patent: 5892517 (1999-04-01), Rich
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 6078945 (2000-06-01), Hinsley
patent: 6219776 (2001-04-01), Pechanek et al.
patent: 6279088 (2001-08-01), Elliott et al.
patent: 6292822 (2001-09-01), Hardwick
patent: 6392822 (2002-05-01), Takahashi
patent: 6404439 (2002-06-01), Coulombe et al.
patent: 6421772 (2002-07-01), Maeda et al.
patent: 6430618 (2002-08-01), Karger et al.
patent: 6587938 (2003-07-01), Eilert et al.
patent: 6651082 (2003-11-01), Kawase et al.
patent: 2004/0024874 (2004-02-01), Smith
patent: WO 2001/088696 (2001-11-01), None
Larry Rudolph, Miriam Slivkin-Allalouf, Eli Upfal; A Simple Load Balancing Scheme for Task Allocation in Parallel Machines; 1991 ACM.
Finnet Thomas; Calculus; Second Edition 1994.
Daehyun Kim, Mainak Chaudhuri, and Mark Heinrich, Leveraging Cache Coherence in Active Memory Systems, Proceedings of the 16th ACM.
Mainak Chaudhuri, Daehyun Kim, and Mark Heinrich, Cache Coherence Protocol Design for Active Memory Systems, Proceedings of the 2002.
Al Kawsar Abdullah
Jones Day
Lee Thomas
Micro)n Technology, Inc.
Pencoske Edward L.
LandOfFree
Method for load balancing an n-dimensional array of parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for load balancing an n-dimensional array of parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for load balancing an n-dimensional array of parallel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4022617