Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-28
2006-11-28
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07143383
ABSTRACT:
The present invention introduces a method for implementing a gridless non Manhattan router by modifying an existing gridless Manhattan router. In the method of the present invention, a tile based router that uses tiles to represent circuit geometry or free space between circuit geometry is first selected. Next, at least one tile routing layer of the tile based router is rotated to implement a diagonal wiring layer. The code of the router is then adjusted to ensure that a via that will connect a Manhattan layer to a non Manhattan layer (a diagonal layer) will fit within a tile on both layers.
REFERENCES:
patent: 4782193 (1988-11-01), Linsker
patent: 4855253 (1989-08-01), Weber
patent: 5541005 (1996-07-01), Bezama et al.
patent: 5635736 (1997-06-01), Funaki et al.
patent: 5637920 (1997-06-01), Loo
patent: 5640327 (1997-06-01), Ting
patent: 5646830 (1997-07-01), Nagano
patent: 5650653 (1997-07-01), Rostoker et al.
patent: 5689433 (1997-11-01), Edwards
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 5784289 (1998-07-01), Wang
patent: 5801385 (1998-09-01), Endo et al.
patent: 5811863 (1998-09-01), Rostoker et al.
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5880969 (1999-03-01), Hama et al.
patent: 5889329 (1999-03-01), Rostoker et al.
patent: 5980093 (1999-11-01), Jones et al.
patent: 6111756 (2000-08-01), Moresco
patent: 6150193 (2000-11-01), Glenn
patent: 6260183 (2001-07-01), Raspopovic et al.
patent: 6262487 (2001-07-01), Igarashi et al.
patent: 6263475 (2001-07-01), Toyonaga et al.
patent: 6301686 (2001-10-01), Kikuchi et al.
patent: 6307256 (2001-10-01), Chiang et al.
patent: 6316838 (2001-11-01), Ozawa et al.
patent: 6324674 (2001-11-01), Andreev et al.
patent: 6412097 (2002-06-01), Kikuchi et al.
patent: 6448591 (2002-09-01), Juengling
patent: 6516455 (2003-02-01), Teig et al.
patent: 6645842 (2003-11-01), Igarashi et al.
patent: 2001/0009031 (2001-07-01), Nitta et al.
patent: 2002/0069397 (2002-06-01), Teig et al.
patent: 2003/0025205 (2003-02-01), Shively
patent: 04-000677 (1992-01-01), None
patent: 2000-082743 (2000-03-01), None
Schiele et al. “A Gridless router for Industrial Design Rules”, Jun. 1990, 27th ACM/IEEE, Design Automation Conference, Proceedings, pp. 626-631.
Dion et al., “Contour: A Tile-based Gridless Router”, Mar. 1995, Digital Western Research Laboratory, Research Report 95/3, pp. 1-22.
Tseng et al., “A Gridless Multilayer Router for Standard Cell Circuits Using CTM Cells,”, Oct. 1999, IEEE Transactions onn Computer-Aided Design of Integrated Circuits and Systems, vol. 18, iss. 10, pp. 1462-1479.
Cong et al., “DUNE—A Multilayer Gridless Routing System”, May 2001, IEEE Transactions on Computer-Aided Design of Integrated Circuits ans Systems, vol. 20, iss. 5, pp. 633-647.
Chen et al., Optimal Algorithms for Bubble Sort Based Non-Manhattan Channel Routing, May 1994, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions vol: 13 Issues, pp. 603-609.
Chen, H. et al., Physical Planning of On-Chip Interconnect Architectures, 2002, IEEE, International Conference, pp. 30-35.
Merriam-Webster's Collegiate Dictionary, 10thedition, 2006 Merriam-Webster Incorporated, p.606.
Morton, P. B. et al., An Efficient Sequential Quadratic Programming Formulation of Optimal Wire Spacing for Cross-Talk Noise Avoidance Routing, UCSC-CRL-99-05, Mar. 10, 1999.
NN71091316, Use of Relatively Diagonal And Rectangular Wiring Planes n Multilayer Packages, Sep. 1971, IBM Technical Disclosure Bulletin, vol. no. 14, Issue No. 4, pp. 1316-1317.
Royle, J. et al., Geometric Compaction in One Dimension for Channel Routing, 24thACM/IEEE Design Automation Conference, 1987, pp. 14-145.
Caldwell Andrew
Teig Steven
Cadence Design Systems Inc.
Lin Sun James
Stattler Johansen & Adeli LLP
LandOfFree
Method for layout of gridless non manhattan integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for layout of gridless non manhattan integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for layout of gridless non manhattan integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3706341