Fishing – trapping – and vermin destroying
Patent
1991-12-06
1993-08-10
Thomas, Tom
Fishing, trapping, and vermin destroying
156646, 148DIG131, H01L 2144, H01L 21306
Patent
active
052348644
ABSTRACT:
A method for interconnecting layers in a semiconductor device is disclosed. The device includes a lower conductive layer formed by capping a second conductive layer on a first conductive layer, a contact window formed in an inter-insulating layer on the lower conductive layer, and an upper conductive layer connected to the lower conductive layer through the contact window. The contact window is formed by removing a portion of the inter-insulating layer where the contact will be formed using a first etching gas, and removing a portion of the second conductive layer where the contact will be formed using a second etching gas. The contact resistance becomes uniform by preventing the formation of a non-volatile mixture in the contact window, and the reliability of the device is improved by planarizing the surface of the lower conductive layer.
REFERENCES:
patent: 4325984 (1982-04-01), Galfo et al.
patent: 4412885 (1983-11-01), Wang et al.
patent: 4474642 (1984-10-01), Nakane et al.
patent: 4592801 (1986-06-01), Hara et al.
patent: 4742026 (1988-05-01), Vatus et al.
patent: 4981550 (1991-01-01), Huttemann et al.
patent: 5082801 (1992-01-01), Nagata
Kim Jin-Hong
Song Chang-Lyong
Chaudhari C.
Samsung Electronics Co,. Ltd.
Thomas Tom
LandOfFree
Method for interconnecting layers in a semiconductor device usin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for interconnecting layers in a semiconductor device usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for interconnecting layers in a semiconductor device usin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1724917