Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1992-05-27
1994-03-22
Clawson, Jr., Joseph E.
Static information storage and retrieval
Read/write circuit
Bad bit
36518902, 365194, 365226, 36523003, 365201, 365239, 371 103, G11C 700
Patent
active
052970868
ABSTRACT:
A method for initilizing redundant circuitry of a semiconductor memory device is disclosed. The method comprises sectioning the redundant circuitry and applying an initilizing pulse to each section of redundant circuitry at a different time during power up. Such a method is useful setting the redundant circuits in a dynamic random access memory device.
REFERENCES:
patent: 4811299 (1989-03-01), Miyazawa et al.
patent: 4817056 (1989-03-01), Furutani et al.
patent: 4837747 (1989-06-01), Dosaka
patent: 4849938 (1989-07-01), Furutani et al.
patent: 4860260 (1989-08-01), Saito et al.
patent: 4905192 (1990-02-01), Nogami et al.
patent: 4914632 (1990-04-01), Fujishima et al.
patent: 5025418 (1991-06-01), Asoh
McAdams Hugh P.
Nasu Takumi
Bassuk Lawrence J.
Castro Rose K.
Clawson Jr. Joseph E.
Holland Robby T.
Texas Instruments Incorporated
LandOfFree
Method for initializing redundant circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for initializing redundant circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for initializing redundant circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-442231