Method for inhibiting thrashing in a multi-level non-blocking ca

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711140, 711167, G06F 1208

Patent

active

06154812&

ABSTRACT:
A data cache unit associated with a processor, the data cache unit including a first non-blocking cache receiving a data access from a device in the processor. A second non-blocking cache is coupled to the first non-blocking cache to service misses in the first non-blocking cache. A data return path coupled to the second non-blocking cache couples data returning from the second non-blocking cache to both the first non-blocking cache and the device generating the access to the first non-blocking cache.

REFERENCES:
patent: 5555392 (1996-09-01), Chaput et al.
patent: 5621896 (1997-04-01), Burgess et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5671444 (1997-09-01), Akkary et al.
patent: 5715428 (1998-02-01), Wang et al.
patent: 5787469 (1998-07-01), Merrell
patent: 5809530 (1998-09-01), Samra et al.
patent: 5867725 (1999-02-01), Fung et al.
Smith, Alan Jay; "Cache Memories," Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Jim Handy, "The Cache Memory Book", pp. 40-46, 1993.
Dileep Bhandarkar and Jason Ding, "Performance Characterization of the Pentium Pro Processor", IEEE, pp. 288-297, http://iel.ihs.com/, 1997.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for inhibiting thrashing in a multi-level non-blocking ca does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for inhibiting thrashing in a multi-level non-blocking ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for inhibiting thrashing in a multi-level non-blocking ca will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1735815

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.