Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-03-22
2005-03-22
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000, C711S119000, C711S122000, C711S141000, C711S144000, C711S145000, C711S169000
Reexamination Certificate
active
06871267
ABSTRACT:
A multi-processor system includes a system bus communicating between processors, and a bus arbiter. Responsive to a cache line invalidation command, a processor cache conditionally casts back the cache line to a transition cache. Based on the system response to the invalidation command, the transition cache either discards the cast back or writes it to main memory. The processor also converts an exclusive read command requiring a reservation to non-exclusive if the reservation has been lost before placing the command on the system bus. Furthermore, the transition cache may shift memory coherency image state for a non-exclusive command, which is waiting for data to return, if a command involving the same real address is snooped. Responsive to a cache line request, the cache copies that cache line to the transition cache and updates cache line state. The transition cache holds the cache line pending system response.
REFERENCES:
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5404482 (1995-04-01), Stamm et al.
patent: 5404483 (1995-04-01), Stamm et al.
patent: 5506971 (1996-04-01), Gullette et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5659710 (1997-08-01), Sherman et al.
patent: 5666515 (1997-09-01), White et al.
patent: 5704058 (1997-12-01), Derrick et al.
patent: 5732244 (1998-03-01), Gujrall
patent: 5737758 (1998-04-01), Merchant
patent: 5737759 (1998-04-01), Merchant
patent: 5751995 (1998-05-01), Sarangdhar
patent: 5790892 (1998-08-01), Kaiser et al.
patent: 5796977 (1998-08-01), Sarangdhar et al.
patent: 5832276 (1998-11-01), Feiste et al.
patent: 5875467 (1999-02-01), Merchant
patent: 5905998 (1999-05-01), Ebrahim et al.
patent: 5926830 (1999-07-01), Feiste
patent: 5951657 (1999-09-01), Wood et al.
patent: 5960457 (1999-09-01), Skrovan et al.
patent: 5974511 (1999-10-01), Boddu et al.
patent: 6029204 (2000-02-01), Arimilli et al.
patent: 6065098 (2000-05-01), Lippert
Israel, Paul et al, 1995 Electronic Engineering Times (Jun. 19), pp. 78-80, “Chip Set Aims To Speed Secondary Cache—Parallelism Enhances Level 2 Cache Runs”.
Jouppi, Norman P., 17th Annual International Symposium on Computer Architecture (May 28-31, 1990), pp. 364-373, “Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers”.
Stiliadis, Dimitrios et al, IEEE Proceedings of the 27th Annual Hawaii International Conference on System Sciences (1994), pp. 412-421, “Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches”.
Stiliadis, Dimitrios et al, IEEE Transactions on Computers, vol. 46, No. 5 (May 1997), pp. 603-610, “Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches”.
Freerksen Donald Lee
Lippert Gary Michael
Sparks Donald
Truelson Roy W.
Truong Bao Quoc
LandOfFree
Method for increasing efficiency in a multi-processor system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for increasing efficiency in a multi-processor system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for increasing efficiency in a multi-processor system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3407317