Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2000-02-18
2002-01-15
Kim, Hong (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S163000, C711S206000, C711S207000, C711S210000, C711S156000, C711S164000
Reexamination Certificate
active
06339816
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a method for a data processing system having address conversion and using a translation memory for translated address pairs of virtual and real addresses for memory pages wherein internal control of the data processing system is improved.
Data processing systems with address translation frequently include what is known as a “Translation Lookaside Buffer” (TLB) as a translation memory, in which pairs of virtual and real addresses that are acquired in a translation are temporarily stored together with control information so that it is not necessary to always run through the full translation routine in order to acquire the real addresses to a virtual address.
Besides an identifier of the validity by means of a control bit V, what is known as a “dirty bit” D, which forms the sole write protection mechanism, frequently belongs to the control information. In the bit's ON condition, a description of the pertaining user page is allowed. On the other hand, when a write access occurs in the OFF condition, then what is known as a “TLB modified exception” is triggered. In the context of the routine thus initiated, it is then checked with the aid of additional control data in the pertaining page table entry whether or not there is a real violation of the write protection from the standpoint of the operating system. (see, e.g., “MIPS RM4000 User's Manual” (Joseph Heinrich, Prentice Hall, 1993: 62ff)).
SUMMARY OF THE INVENTION
In light of the foregoing, the present invention seeks to so define the possibilities for internal controlling of the system, given write protection, that, given a small control outlay, the advantages of such write possibilities can be exploited in pages that are inherently protected.
This is achieved by the present invention in that the internal control is additionally permitted to write on write-protected user pages as well. In this way stored data can be corrected, or new program code that is shared by several tasks can be written from the system side. To accomplish this, the write protection is temporarily dropped. In order that the write protection for the relevant pages can be restored subsequent to the execution of the write accesses with system authorization, a marking is accomplished using separate indicators.
According to further aspects of the invention, the check for the presence of write accesses with system authorization is advantageously integrated into the previously existing sequence for handling the interrupt request in write-protected pages, wherein a setting of the control bit for temporary storing by the internal control of the system makes possible a repeating of the write access, as well as additional accesses, without a new interrupt request being triggered.
The write authorization for the system is dropped when the operating mode is changed from the system to the user, respectively, in that it is first checked whether one of the control bits that forms the indicators is set. Given a set control bit for a globally used page, then all address entries in the translator memory that are related to globally used pages and whose control bit for the write authorization is set are declared invalid. On the other hand, given a set bit for a page that is used task-locally, all entries for the related task are declared invalid. This can be accomplished easily by changing the appertaining address space identifier ASID.
Additional advantages and novel features of the invention will be set forth in part in the description that follows and in part will become apparent to those skilled in the art upon examination of the following or may be learned by practice of the invention. The advantages of the invention may be realized and attained by means of the instrumentalities and combinations particlarly pointed out in the appended claims.
REFERENCES:
patent: 4441152 (1984-04-01), Matsuura et al.
patent: 4787031 (1988-11-01), Karger et al.
patent: 5075842 (1991-12-01), Lai
patent: 5282274 (1994-01-01), Liu
patent: 5530839 (1996-06-01), komoto
patent: 5628023 (1997-05-01), Bryant et al.
patent: 5644748 (1997-07-01), Utsunomiya et al.
patent: 5900019 (1999-05-01), Greenstein
patent: 5987557 (1999-11-01), Ebrahim
patent: 6041396 (2000-03-01), Widigen
patent: 6044445 (2000-03-01), Tsuda et al.
patent: 6101590 (2000-08-01), Hansen
patent: 6223256 (2001-04-01), Gaither
patent: 6240531 (2001-05-01), Spilo et al.
patent: 0 600 112 (1994-06-01), None
Joseph Heinrich, Prentice Hall (1993) Translation Lookaside Buffer, MIPS RM4000 User's Manual, pp. 62ff.
Kim Hong
Schiff & Hardin & Waite
Siemens Noxdorf Informationssysteme Aktiengesellschaft
LandOfFree
Method for improving controllability in data processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improving controllability in data processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improving controllability in data processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2828336