Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-04-12
2005-04-12
Whitmore, Stacy A. (Department: 2812)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06880134
ABSTRACT:
In one embodiment, a method (50) is provided for improving switched capacitor performance by lowering a mismatch constraint to be equal to, or nearly equal to, a noise constraint. The mismatch constraint is lowered by increasing a finger spacing of a fringe capacitor design (10) while maintaining the same surface area covered by the fringe capacitor design (10). In another embodiment, a noise constraint is lowered by decreasing finger spacing. Lowering the noise constraint by decreasing finger spacing reduces the area of a fringe capacitor used in, for example, an analog-to-digital converter. Both embodiments may improve performance of the analog-to-digital converter by lowering power consumption, increasing speed, or both.
REFERENCES:
patent: 5175521 (1992-12-01), Larson
patent: 5208725 (1993-05-01), Akcasu
patent: 5322438 (1994-06-01), McNutt et al.
patent: 5583359 (1996-12-01), Ng
patent: 5644313 (1997-07-01), Rakers
patent: 5945728 (1999-08-01), Dobkin et al.
patent: 6243653 (2001-06-01), Findley
patent: 6385033 (2002-05-01), Javanifard et al.
patent: 59105341 (1984-06-01), None
patent: 01084616 (1989-03-01), None
patent: 04096359 (1992-03-01), None
Aparacio et al., “Capacity Limits and Matching Properties of Integrated Capacitors,” IEEE Journal of Solid-State Circuits, vol. 37, No. 3, Mar. 2002, pp. 384-393.
Arora et al., “Modeling and Extraction of Interconnect Capacitances for Multilayer VLSI Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 1, Jan. 1996, pp. 58-67.
Garrity et al., “A 10 bit , 2Ms/s, 15mW BiCMOS Cyclic RSD A/D Converter,” Motorola, Inc., Schaumburg, IL, 4 pgs.
Freescale Semiconductor Inc.
Hill Daniel D.
Whitmore Stacy A.
LandOfFree
Method for improving capacitor noise and mismatch... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improving capacitor noise and mismatch..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improving capacitor noise and mismatch... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3398039