Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate
1999-12-31
2003-11-11
Lee, Thomas (Department: 2785)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Correction for skew, phase, or rate
C714S036000, C714S744000
Reexamination Certificate
active
06647507
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to computers and more particularly to system boards and computer chips.
2. Background Information
Since the advent of computers, computer scientists and engineers have strived to make computers operate faster. One feature of the computer that has remained critical is the time that it takes for data to be transmitted from one component to another component located on the computer board. For example, data may be transferred from the memory to the processor. To transfer data at high speeds and with fidelity, the data transfer must be coordinated in time with the clock signals. Clock signals determine when a data signal is sent and received. If the data signal is sent too early or too late or if the data is received too early or too late, the data may become corrupt. This is commonly referred to as excess clock-data skew.
A computer board solution is not feasible because the correct receive clock time (RCLK) of data and the correct transmit clock time (TCLK) of data may vary depending upon the computer board manufacturing variation. Therefore, what is needed is a way of checking the timing of the signals on the computer board.
REFERENCES:
patent: 4648064 (1987-03-01), Morley
patent: 4694472 (1987-09-01), Torok et al.
patent: 5058132 (1991-10-01), Li
patent: 5357195 (1994-10-01), Gasbarro et al.
patent: 5857095 (1999-01-01), Jeddeloh et al.
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 5987576 (1999-11-01), Johnson et al.
patent: 6049846 (2000-04-01), Farmwald et al.
patent: 6115318 (2000-09-01), Keeth
patent: 6324485 (2001-11-01), Ellis
patent: 05101204 (1993-04-01), None
James N. Sweet, Integated Test Chips Improve IC Assebmly, 1990, IEEE, pp. 39-45.*
Direct DRAM64/72-Mbit(256Kx16/18x16d), Preliminary Information, Document DL0035 Version 1.0, Frederick A. Ware, RAMBUS Inc., May 1999, pp. 1-62.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lee Thomas
Suryawanshi Surech K
LandOfFree
Method for improving a timing margin in an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improving a timing margin in an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improving a timing margin in an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3158270