Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-10-04
2005-10-04
An, Meng-Al T. (Department: 2127)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S103000, C718S104000, C718S107000, C370S503000, C713S400000
Reexamination Certificate
active
06952826
ABSTRACT:
A method for implementing a multi-level system model for deterministically handling selected data comprises a picokernel module that invokes an isochronous scheduler to select, schedule, and execute active isochronous processes on an electronic device in response to a cycle start signal from an isochronous clock. The active isochronous processes may selectively set plesiochronous flags to thereby designate corresponding plesiochronous processes as active plesiochronous processes. Once all active isochronous processes have been executed in a given isochronous cycle, then the picokernel may invoke a plesiochronous scheduler to select, schedule, and execute any active plesiochronous processes on the electronic device.
REFERENCES:
patent: 5509037 (1996-04-01), Buckner et al.
patent: 5692022 (1997-11-01), Haulin et al.
patent: 5712845 (1998-01-01), Peltomaki
patent: 5758105 (1998-05-01), Kelley et al.
patent: 5808607 (1998-09-01), Brady et al.
patent: 5812844 (1998-09-01), Jones et al.
patent: 5815504 (1998-09-01), Doi
patent: 5940456 (1999-08-01), Chen et al.
patent: 5961585 (1999-10-01), Hamlin
patent: 5968115 (1999-10-01), Trout
patent: 6169725 (2001-01-01), Gibbs et al.
patent: 6202164 (2001-03-01), Gulick
patent: 6470033 (2002-10-01), Menzi et al.
patent: 6496864 (2002-12-01), McCartney
patent: 6502123 (2002-12-01), Gulick
patent: 6510163 (2003-01-01), Won
patent: 6523058 (2003-02-01), Fung et al.
patent: 6549951 (2003-04-01), Hui et al.
patent: 6591290 (2003-07-01), Clarisse et al.
patent: 6621794 (2003-09-01), Heikkinen et al.
patent: 6625743 (2003-09-01), Gulick
patent: 2001/0010694 (2001-08-01), Lindsey et al.
patent: 2002/0199060 (2002-12-01), Peters et al.
patent: 2003/0140172 (2003-07-01), Woods et al.
patent: 0658841 (1994-10-01), None
patent: 9854643 (1998-12-01), None
Assenmacher, Breitbach, Buhler, Hubsch, Peine, & Schwarz, “Parallel Programming In Panda”, pp1-pp10, XP002170752.
Assenmacher, Breitbach, Buhler, Hubsch, & Schwarz, “The Panda System Architecture—A Pico-Kernel Approach”, Sep. 22, 1993, pp470-pp476, XP002170751.
Assenmacher, Breitbach, Buhler, Hubsch, Peine, & Schwarz, “Meeting The Application In User Space”, Sep. 12, 1994, pp82-pp87, XP002170753.
Kunzman & Wetzel, “1394 High Performance Serial Bus: The Digital Interface For ATV”, Aug. 1, 1995, pp893-pp900, XP000539552.
Fairman Bruce A.
Ludtke Harold A.
Smyers Scott D.
Stone Glen D.
An Meng-Al T.
Koerner Gregory J.
Redwood Patent Law
Sony Corporation
Sony Electronics Inc.
LandOfFree
Method for implementing a multi-level system model for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for implementing a multi-level system model for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for implementing a multi-level system model for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3459011