Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-08-06
1999-08-10
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711148, 711149, 711153, 711163, 395675, 395857, 395858, 395859, 39518204, G06F 1202
Patent
active
059374284
ABSTRACT:
A RAID storage system which attempts to balance the I/O workload between multiple redundant array controllers is presented. The RAID storage system of the invention utilizes a plurality of redundant array controllers which require static ownership of storage devices for WRITE access requests to the same redundancy parity group. Accordingly, a plurality of storage devices are provided in the system, each of which is owned by one of the redundant array controllers. Each storage device is coupled to both its owner controller and at least one other array controller. Each array controller coupled to a storage device has the ability to read and write data from and to the storage device. Each array controller has a processing queue from which pending read and write access requests are removed and then processed one at a time by the controller. A host computer is provided for dispatching read and write access requests to the redundant array controllers. WRITE access requests are dispatched only to the owner controller of the storage device to be written to. READ access requests may be dispatched to any one of the array controllers coupled to the storage device from which data is to be read. Load balancing among the array controllers is generally achieved by dispatching READ access requests to one controller or another in an attempt to offset WRITE access requests which must be dispatched to its owner controller.
REFERENCES:
patent: 4396984 (1983-08-01), Videki, II
patent: 4435755 (1984-03-01), Meritt
patent: 4633387 (1986-12-01), Hartung et al.
patent: 5124987 (1992-06-01), Milligan et al.
patent: 5274645 (1993-12-01), Idleman et al.
patent: 5313584 (1994-05-01), Tickner et al.
patent: 5454085 (1995-09-01), Gajjar et al.
patent: 5459864 (1995-10-01), Brent et al.
patent: 5544339 (1996-08-01), Baba
patent: 5546535 (1996-08-01), Stallmo et al.
patent: 5546558 (1996-08-01), Jacobson et al.
patent: 5592672 (1997-01-01), Grewal et al.
patent: 5687390 (1997-11-01), McMillan, Jr.
patent: 5768623 (1998-06-01), Judd et al.
patent: 5835938 (1998-11-01), Yamamoto et al.
Bailey Wayne P.
Chan Eddie P.
Clement Jessica J.
LSI Logic Corporation
Nguyen Hiep T.
LandOfFree
Method for host-based I/O workload balancing on redundant array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for host-based I/O workload balancing on redundant array , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for host-based I/O workload balancing on redundant array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1131075