Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2007-02-16
2008-11-04
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185140, C365S185090, C365S185220, C365S185180, C365S185290
Reexamination Certificate
active
07447073
ABSTRACT:
A memory system includes memory cells arranged in sectors. A decoder corresponding to a sector disables memory cells having a defective top gate. The decoder may include a low voltage or high voltage latch for the disabling. A top gate handling algorithm is included. The memory system may include dynamic top gate coupling. A programming algorithm and waveforms with top gate handling is included.
REFERENCES:
patent: 5946235 (1999-08-01), Kramer et al.
patent: 6002620 (1999-12-01), Tran et al.
patent: 6282145 (2001-08-01), Tran et al.
patent: 6324092 (2001-11-01), Jong et al.
patent: 6396745 (2002-05-01), Hong et al.
patent: 6504755 (2003-01-01), Katayama et al.
patent: 6593177 (2003-07-01), Lee
patent: 6747310 (2004-06-01), Fan
patent: 6788595 (2004-09-01), Nguyen et al.
patent: 7035151 (2006-04-01), Tran et al.
patent: 7046552 (2006-05-01), Chen et al.
patent: 7149110 (2006-12-01), Tran et al.
patent: 7325177 (2008-01-01), Tran et al.
patent: 2005/0269622 (2005-12-01), Klinger
Choi Steve
Hoang Loc B.
Hsueh Sheng-Hsiung
Ly Anh
Nguyen Hung Quoc
DLA Piper (US) LLP
Silicon Storage Technology, Inc.
Tran Andrew Q
LandOfFree
Method for handling a defective top gate of a source-side... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for handling a defective top gate of a source-side..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for handling a defective top gate of a source-side... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4039486