Abrading – Precision device or process - or with condition responsive... – Controlling temperature
Reexamination Certificate
2008-06-17
2010-02-23
Morgan, Eileen P. (Department: 3723)
Abrading
Precision device or process - or with condition responsive...
Controlling temperature
C451S021000, C451S041000, C451S053000, C451S450000
Reexamination Certificate
active
07666064
ABSTRACT:
Semiconductor wafers are processed so as to remove material on one or both sides by means of at least one grinding tool, with coolant supplied into a contact region between the semiconductor wafer and the at least one grinding tool, characterized in that the coolant flow rate is set as a function of a grinding tooth height of the at least one grinding tool and this coolant flow rate is reduced as the grinding tooth height decreases.
REFERENCES:
patent: 5113622 (1992-05-01), Nishiguchi et al.
patent: 6066565 (2000-05-01), Kuroki et al.
patent: 6305183 (2001-10-01), Mukai et al.
patent: 6767273 (2004-07-01), Coverdale et al.
patent: 2001/0025660 (2001-10-01), Ball
patent: 2005/0173377 (2005-08-01), Pietsch et al.
patent: 2006/0252356 (2006-11-01), Webster
patent: 10 142 400 (2003-03-01), None
patent: 10 2004 005702 (2005-09-01), None
patent: 0 868 974 (1998-10-01), None
patent: 1 049 145 (2000-11-01), None
patent: 58 143948 (1983-08-01), None
patent: 2 250 771 (1990-10-01), None
Patent Abstract of Japan corresponding to JP 58 143948 A.
Patent Abstract of Japan corresponding to JP 2250771 A.
Junge Joachim
Weiss Robert
Brooks & Kushman P.C.
Morgan Eileen P.
Siltronic AG
LandOfFree
Method for grinding semiconductor wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for grinding semiconductor wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for grinding semiconductor wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4202033