Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-12-11
2007-12-11
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
11010002
ABSTRACT:
The present invention provides a method, apparatus and article of manufacture for generating hints for use when performing reach-ability analysis of a program such as programmatic representations of hardware circuits. The hints are generated from external inputs to the program which are used in conditional statements of the program. Further such an external input may be excluded from the hints if none of the statements of at least one of the alternative paths following from the conditional statement in which it is used have a data dependency to another statement of the program.
REFERENCES:
patent: 6484134 (2002-11-01), Hoskote
LandOfFree
Method for generating hints for program analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating hints for program analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating hints for program analysis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3842925