Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-15
2006-08-15
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07093220
ABSTRACT:
A method for determining component placement in a circuit includes forming a tree structure that defines the placement of each of a plurality of components associated with the tree structure on a first side, a second side or on both sides of a symmetry line, with at least one component tagged for symmetric placement on both sides of a symmetry line; performing at least one search of the tree structure to determine an initial placement of a subset of the components; and performing another search of the tree structure to determine a final placement of the subset of components whereupon at least a part of each component tagged for symmetric placement is positioned on each side of the symmetry line. The method can be embodied as instructions stored on a computer readable medium which, when executed by a processor, cause the processor to implement the method.
REFERENCES:
patent: 4554625 (1985-11-01), Otten
patent: 6011911 (2000-01-01), Ho et al.
patent: 6066180 (2000-05-01), Kim et al.
patent: 6161078 (2000-12-01), Ganley
patent: 6282694 (2001-08-01), Cheng et al.
patent: 6367052 (2002-04-01), Steinberg et al.
patent: 6389582 (2002-05-01), Valainis et al.
patent: 6550046 (2003-04-01), Balasa et al.
patent: 6678644 (2004-01-01), Segal
patent: 2002/0184603 (2002-12-01), Hassibi et al.
NN8712251, “Method for Improving Geometric Packaging of Circuit Chip Modules: Utilizing Top-Down Slicing-Based Floorplanning”, Dec. 1, 1987, vol. No. 30, Issue No. 7, pp. 251-253.
Prieto et al., “A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs”, Mar. 17-20, 1997, European Design and Test Conference, ED&TC 97, pp. 389-394□□.
Kleinhans et al., “Gordian: VLSI placement by quadratic programming and slicing optimization”, Mar. 1991, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on□□vol. 10, Issue 3, pp. 356-365.
Maruvada et al., “Placement with symmetry constraints for analog layout using red-black trees”, May 25-28, 2003 Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, vol. 5, pp. V-489-V-492 vol. 5.
Florin Balasa and Koen Lampaert, “Module Placement For Analog Layout Using The Sequence-Pair Representation”, Proc. ACM/IEEE Design Automation, pp. 274-279, (Jun. 1999).
Florin Balasa and Koen Lampaert, “Symmetry Within The Sequence-Pair Representation In The Context Of Placement For Analog Design”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, vol. 19, No. 7, pp. 721-731 (Jul. 2000).
Florin Balasa, “Device-Level Placement For Analog Layout: An Opportunity For Non-Slicing Topological Representations”, Proc. Asia-Pacific DAC (ASPDAC), pp. 281-286, (2001).
Eric Felt, Enrico Malavasi, Edoardo Charbon, Roberto Totaro and Alberto Sangiovanni-Vincentelli, “Performance-Driven Compaction For Analog Integrated Circuits”, IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993).
Eric Felt, Edoardo Charbon, Enrico Malavasi and Alberto Sangiovanni-Vincentelli, “An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constraints”, Proc. European Design Automation Conference, pp. 148-153, (1992).
Joseph L. Ganley, “Efficient Solution Of Systems Of Orientation Constraints”, In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999).
Pei-Ning Guo, Chung-Kuan Cheng and Takeshi Yoshimura, “An O-Tree Representation Of Non-Slicing Floorplan And Its Applications”, Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (Jun. 1999).
En-Cheng Liu, Ming Shiun Lin, Jianbang Lai and Ting-Chi Wang, “Slicing Floorplan Design With Boundary-Constrained Modules”, ISPD'01, pp. 124-129, Apr. 1-4 (2001).
Enrico Malavasi, Joseph L. Ganley and Edoardo Charbon, “Quick Placement With Geometric Constraints”, IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997).
C. Brandolese, M. Pillan, F. Salice and D. Sciuto, “Analog Circuits Placement: A Constraint Driven Methodology”, IEEE, pp. 635-638, (1996).
Margherita Pillan and Donatella Sciuto, “Constraint Generation And Placement For Automatic Layout Design Of Analog Integrated Circuits”, pp. 355-358.
Yingxin Pang, Florin Balasa, Koen Lampaert and Chung-Kuan Cheng, “Block Placement Symmetry Constraints Based On The O-Tree Non-Slicing Representation”, Proc. ACM/IEEE Design Automation Conference, pp. 464-467, (Jun. 2000).
Juan A. Prieto, Jose M. Quintana, Adoracion Rueda and Jose L. Huertas, “An Algorithm For The Place-And-Route Problem In The Layout Of Analog Circuits”, Pro. IEEE ISCAS, pp. 491-494 (1994).
D. F. Wong and C. L. Liu, “A New Algorithm For Floorplan Design”, Proceedings Of The 23rdACM/IEEE Design Automation Conference, pp. 101-107, (Jul. 1986).
John M. Cohn, David J. Garrod, Rob A. Rutenbar and L. Richard Carley, “Koan/Anagram II: New Tools For Device-Level Analog Placement And Routing,” IEEE Journal Of Solid-State Circuits, vol. 26, No. 3, pp. 330-342, (Mar. 1991).
D. W. Jepsen and C.D. Gellat Jr., “Macro Placement By Monte Carlo Annealing”, Proc. IEEE International Conference On Computer Design, pp. 495-498, (Nov. 1984).
Enrico Malavasi, Edoardo Charbon, Gani Jusuf, Roberto Totaro and Alberto Sangiovanni-Vincentelli, “Virtual Symmetry Axes For The Layout Of Analog IC's”, Proc. 2ndICVC, pp. 1-10, (Oct. 1991).
Jurgen M. Kleinhans, Georg Sigl, Frank M. Johannes and Kurt J. Antreich, “GORDIAN: VLSI Placement By Quadratic Programming And Slicing Optimization”, IEEE Transactions On Computer-Aided Design, vol. 10, No. 3, pp. 356-365, (Mar. 1991).
Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake and Yoji Kajitani, “VLSI Module Placement Based On Rectangle-Packing By The Sequence-Pair”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, vol. 15, No. 12, pp. 1518-1524, (Dec. 1996).
Sujoy Mitra, Sudip K. Nag, Rob A. Rutenbar and L. Richard Carley, “System-Level Routing Of Mixed-Signal ASICS in WREN”, Proc. ACM/IEEE International Conference On CAD, pp. 394-399, (Nov. 1992).
R. Okuda, T. Sato, H. Onodera and K. Tamaru, “An Efficient Algorithm For Layout Compaction Problem With Symmetry Constraints”, In Proc. IBBB ICCAD, pp. 148-151, (Nov. 1989).
Fallon Elias
Rutenbar Rob A.
Cadence Design Systems Inc.
Morrison & Foerster / LLP
Rossoshek Helen
Thompson A. M.
LandOfFree
Method for generating constrained component placement for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating constrained component placement for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating constrained component placement for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3657979