Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-22
2006-08-22
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07096441
ABSTRACT:
A method is capable of generating a command file of a group of design rule check (DRC) rules or layout versus schematic (LVS) rules and layout parasitic extraction (LPE) rules that can be used by a layout verification tool to verify the layout and the parasitic characteristics of an integrated circuit. The method comprises choosing whether to generate a command file of DRC rules or a command file of LVS/LPE rules, selecting a process from a group of processes, setting a set of parameters, and extracting program codes from a plurality of modules according to the selected process and the set of parameters so as to generate a command file of DRC rules or LVS/LPE rules.
REFERENCES:
patent: 5754826 (1998-05-01), Gamal et al.
patent: 2002/0138813 (2002-09-01), Teh et al.
patent: 2004/0107175 (2004-06-01), Hung et al.
patent: 2004/0107197 (2004-06-01), Shen et al.
patent: 2005/0086619 (2005-04-01), Teh et al.
Chen Chien-Tsung
Kang Szu-Sheng
Ku Chien-Yi
Lo Chun-Wei
Faraday Technology Corp.
Lin Sun James
Winston Hsu
LandOfFree
Method for generating a command file of a group of DRC rules... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating a command file of a group of DRC rules..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating a command file of a group of DRC rules... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3649140