Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-12-17
2000-02-22
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438622, 438626, 438692, 438257, 438649, H01L 214763
Patent
active
060279982
ABSTRACT:
A method for substantially reducing conductive line cracking on an integrated circuit, comprising the steps of: obtaining a semiconductor structure with a first surface and with an insulating region adjacent to and rising above the first surface; forming a layer of a first conductive material above the first surface of the semiconductor structure and above the adjacent first insulating region; forming an opening through the layer of first conductive material down to the first insulating region; forming an insulation layer over the layer of first conductive material; forming a layer of a second conductive material above the insulation layer; polishing the layer of second conductive material; and forming a third conductive layer above the layer of second conductive material.
REFERENCES:
patent: 4613956 (1986-09-01), Paterson et al.
patent: 4944826 (1990-07-01), Beyer et al.
patent: 5084071 (1992-01-01), Nenadic et al.
patent: 5198384 (1993-03-01), Dennison
patent: 5210047 (1993-05-01), Woo et al.
patent: 5401681 (1995-03-01), Dennison
patent: 5432110 (1995-07-01), Inoue
patent: 5589412 (1996-12-01), Iranmanesh et al.
patent: 5614437 (1997-03-01), Choudhury
patent: 5661054 (1997-08-01), Kauffman et al.
patent: 5679591 (1997-10-01), Lin et al.
patent: 5728627 (1998-03-01), Nam et al.
Wolf "Silicond Processing for the VLSI ERA", vol. 1, p. 541, 1990.
Liu Yowjuang William
Pham Tuan Duc
Advanced Micro Devices , Inc.
Bowers Charles
Nguyen Thanh
LandOfFree
Method for fully planarized conductive line for a stack gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fully planarized conductive line for a stack gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fully planarized conductive line for a stack gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-520192