Active solid-state devices (e.g. – transistors – solid-state diode – Incoherent light emitter structure – With heterojunction
Reexamination Certificate
2009-08-12
2010-11-02
Nguyen, Dao H (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Incoherent light emitter structure
With heterojunction
Reexamination Certificate
active
07825420
ABSTRACT:
A magnetic random access memory (MRAM) device includes a magnetic tunnel junction (MTJ) stack formed over a lower wiring level, a hardmask formed on the MTJ stack, and an upper wiring level formed over the hardmask. The upper wiring level includes a slot via bitline formed therein, the slot via bitline in contact with the hardmask and in contact with an etch stop layer partially surrounding sidewalls of the hardmask.
REFERENCES:
patent: 6185783 (2001-02-01), Carpinella
patent: 6225211 (2001-05-01), Tsui
patent: 6444573 (2002-09-01), Wang et al.
patent: 6603206 (2003-08-01), Wang et al.
patent: 6649531 (2003-11-01), Cote et al.
patent: 6784510 (2004-08-01), Grynkewich et al.
patent: 6806096 (2004-10-01), Kim et al.
patent: 6815783 (2004-11-01), Kim et al.
patent: 6927467 (2005-08-01), Kim
patent: 2004/0081841 (2004-04-01), Nakajima
patent: 2004/0152227 (2004-08-01), Yoda et al.
patent: 2005/0023581 (2005-02-01), Nuetzel et al.
patent: 2006/0054947 (2006-03-01), Asao et al.
International Examination Report; International Application No. EP06788341.3; Date of mailing: Jan. 25, 2010; 7 pages.
Extended PCT Search Report Application No. 06788341.3-2203 / 1911096 PCT /US2006028718 Mailed Sep. 23, 2008.
PCT Search Report for PCT/US06/28718 mailed Sep. 27, 2007.
R.F. Schnabel et al.; “Slotted Vias for Dual Damascene Interconnects in 1Gb DRAMs;” 1999 Symposium on VLSI Technology Digest of Technical Papers; 1999; pp. 43-44.
Clevenger Lawrence A.
Dalton Timothy J.
Gaidis Michael C.
Hon Wong Keith Kwong
Hsu Louis L. C.
Cantor & Colburn LLP
International Business Machines - Corporation
Nguyen Dao H
Nguyen Tram H
Percello Louis
LandOfFree
Method for forming slot via bitline for MRAM devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming slot via bitline for MRAM devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming slot via bitline for MRAM devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4235517