Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Implanting to form insulator
Patent
1997-12-23
2000-05-30
Bowers, Charles
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Implanting to form insulator
438528, H01L 2176
Patent
active
060690542
ABSTRACT:
Semiconductor devices are formed in a semiconductor substrate having an essentially planar upper surface. In some embodiments, implanted regions are formed in the substrate at a first predetermined depth by implantation of oxygen and/or nitrogen ions. In some embodiments buried implanted are formed in the substrate at a second predetermined depth, deeper than the first depth by implantation of oxygen and/or nitrogen ions. These implanted regions are converted to dielectric isolation regions and buried dielectric regions, respectively, by a high temperature anneal after formation of a gate structure.
REFERENCES:
patent: 4437225 (1984-03-01), Mizutani
patent: 4683637 (1987-08-01), Varker et al.
patent: 4700454 (1987-10-01), Baerg et al.
patent: 4810664 (1989-03-01), Kamins et al.
patent: 5032535 (1991-07-01), Kamijo et al.
patent: 5114872 (1992-05-01), Roselle et al.
patent: 5279978 (1994-01-01), See et al.
patent: 5418174 (1995-05-01), Kalnitsky
patent: 5460983 (1995-10-01), Hodges et al.
patent: 5482872 (1996-01-01), Wu
patent: 5527719 (1996-06-01), Park et al.
patent: 5610088 (1997-03-01), Chang et al.
patent: 5612239 (1997-03-01), Lin et al.
patent: 5612249 (1997-03-01), Sun et al.
patent: 5712173 (1998-01-01), Liu et al.
patent: 5733813 (1998-03-01), Chen et al.
Takayoshi Hayashi et al., "Formation of Abrupt Interfaces between Surface Silicon and Buried SiO.sub.2 Layers by Very High Dose Oxygen-Ion Implanation," JPN. J.Appl. Phys., vol. 19 (1980), No. 5, pp. 1005-1006.
Blum David S
Bowers Charles
Integrated Device Technology Inc.
McAndrews Isabelle R.
LandOfFree
Method for forming isolation regions subsequent to gate formatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming isolation regions subsequent to gate formatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming isolation regions subsequent to gate formatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1909665