Fishing – trapping – and vermin destroying
Patent
1992-03-04
1994-12-13
Fourson, George
Fishing, trapping, and vermin destroying
437 72, 437 35, H01L 2176
Patent
active
053729501
ABSTRACT:
A method for forming an isolation region within a semiconductor device is disclosed. A trench is first formed in a predefined isolation region of a semiconductor substrate. An oxidation blocking material is injected into the inside walls of the trench before growing a field oxide film inside the trench. Accordingly, the present invention can simplify the fabrication of isolation regions within a semiconductor device by directly implanting the oxidation blocking material at a predetermined angle into the inside walls of the trench which constitutes the isolation region. In the present invention, unlike conventional fabrication processes using spacers to prevent penetration of a field oxide film into the surface of semiconductor non-isolation regions, the need for spacers is obviated.
REFERENCES:
patent: 4918027 (1990-04-01), Fuse et al.
patent: 4923563 (1990-05-01), Lee
patent: 5047359 (1991-09-01), Nagatomo
patent: 5229318 (1993-07-01), Straboni et al.
Bhan Cheon-su
Kim Byeong-yeol
Kim Yun-gi
Fourson George
Samsung Electronics Co,. Ltd.
LandOfFree
Method for forming isolation regions in a semiconductor memory d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming isolation regions in a semiconductor memory d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming isolation regions in a semiconductor memory d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1193058