Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1999-05-17
2000-10-24
Utech, Benjamin L.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438586, 438592, 438664, 438719, H01L 213205, H01L 214763
Patent
active
061366757
ABSTRACT:
A method of forming the gate terminal of a device. The method includes forming spacers on top of the gate polysilicon layer and near the side edges thereof, and then etching the gate polysilicon layer to form a groove using the spacers as a mask. Hence, the exposed surface area of the gate polysilicon layer is increased. Finally, a metal silicide layer is formed over the gate polysilicon layer, producing a low resistance gate.
REFERENCES:
patent: 5686331 (1997-11-01), Song
patent: 5753557 (1998-05-01), Tseng
patent: 5801424 (1998-09-01), Luich
patent: 5994193 (1999-11-01), Gardner et al.
patent: 6015747 (2000-01-01), Lopatin et al.
Deo Duy-Vu
Huang Jiawei
United Semiconductor Corp
Utech Benjamin L.
LandOfFree
Method for forming gate terminal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming gate terminal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming gate terminal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1963146