Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-04-17
1999-11-23
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438624, 438631, 438633, 438634, 438637, 438638, 438640, 438675, 438692, 438701, 438703, 438761, 438713, 438948, 430311, 430312, 430314, 430316, 430317, H01L 21314
Patent
active
059899972
ABSTRACT:
A method for forming dual damascene metallic structure that utilizes the formation of a protective photoresist layer at the bottom of a vertical window to prevent damages to a device region in the substrate when subsequent etching operation is carried out to form a horizontal trench pattern. The protective photoresist layer at the bottom of the vertical window is formed by irradiating the photoresist layer with a dose of radiation having energy level insufficient to chemically dissociate the photoactive molecules of the photoresist layer near the bottom of the vertical window.
REFERENCES:
patent: 5328553 (1994-07-01), Poon
patent: 5578523 (1996-11-01), Fiordalice et al.
patent: 5741626 (1998-04-01), Jain et al.
patent: 5801094 (1998-09-01), Yew et al.
patent: 5880018 (1999-03-01), Boeck et al.
patent: 5897375 (1999-04-01), Watts et al.
patent: 5920790 (1999-07-01), Wetzel et al.
patent: 5935762 (1999-08-01), Dai et al.
Jenq Jason
Lin Benjamin Szu-Min
Bowers Charles
Nguyen Thanh
United Microelectronics Corp.
LandOfFree
Method for forming dual damascene structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming dual damascene structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming dual damascene structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1221384