Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-02-06
2007-02-06
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S624000, C438S637000
Reexamination Certificate
active
11024842
ABSTRACT:
A method for forming a dual damascene interconnection in a semiconductor device. An etch stop film and an intermetal insulating film are formed sequentially on a lower metal film. A via hole is formed to expose a portion of a surface of the etch stop film through the intermetal insulating film. A sacrificial film is formed to fill the via hole. Portions of the intermetal insulating film and the sacrificial film are removed to form a trench. The sacrificial film is removed to expose the portion of the surface of the etch stop film. A plasma etching process is performed at a predetermined temperature using an etching gas to remove the exposed portion of the etch stop film and to prevent or suppress generation of a polymer. A diffusion barrier film is formed within the trench and the via hole such that the diffusion barrier contacts the lower metal film. An upper metal film is formed on the diffusion barrier.
REFERENCES:
patent: 6492276 (2002-12-01), Huang
patent: 6649515 (2003-11-01), Moon et al.
patent: 6858528 (2005-02-01), Meagley et al.
patent: 2001/0021581 (2001-09-01), Moon et al.
patent: 2002/0140104 (2002-10-01), Morrow et al.
patent: 2003/0224595 (2003-12-01), Smith et al.
patent: 2004/0183202 (2004-09-01), Usami
patent: 2005/0037605 (2005-02-01), Kim et al.
patent: 2005/0106886 (2005-05-01), Goodner et al.
patent: 2005/0124152 (2005-06-01), Meagley et al.
patent: 2005/0186782 (2005-08-01), Burke et al.
patent: 2001-0079765 (2001-08-01), None
patent: 2002-0020921 (2002-03-01), None
Dongbu Electronics
Lindsay, Jr. Walter
Mayer Brown Rowe & Maw LLP
LandOfFree
Method for forming dual damascene interconnection in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming dual damascene interconnection in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming dual damascene interconnection in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3833159