Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2007-01-16
2007-01-16
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S634000, C257SE21580
Reexamination Certificate
active
10863533
ABSTRACT:
A process for forming a void-free dielectric layer is disclosed in which adjoining gate film stacks are formed on a semiconductor substrate. Each gate film stack includes a silicide layer and a hard mask that overlies the silicide layer. A first selective etch is performed so as to reduce the width of the hard mask on each of the gate film stacks, exposing portions of the top surface of the silicide layer. A second selective etch is then performed to reduce the width of the silicide layer. Spacers are then formed on opposite sides of each of the gate film stacks, and a dielectric film is formed that extends over the gate film stacks. By reducing the width of the hard mask layer and the silicide layer, gate film stacks are obtained that have reduced width near the top of each gate film stack, preventing voids from forming in the dielectric film.
REFERENCES:
patent: 5119164 (1992-06-01), Sliwa, Jr. et al.
patent: 5278103 (1994-01-01), Mallon et al.
patent: 5296092 (1994-03-01), Kim
patent: 5302233 (1994-04-01), Kim et al.
patent: 5382547 (1995-01-01), Sultan et al.
patent: 5393708 (1995-02-01), Hsia et al.
patent: 5486493 (1996-01-01), Jeng
patent: 5508233 (1996-04-01), Yost et al.
patent: 5591677 (1997-01-01), Jeng
patent: 6235621 (2001-05-01), Jeng et al.
patent: 6566236 (2003-05-01), Syau et al.
patent: 6740549 (2004-05-01), Chen et al.
Chen Chih-Hsiang
Lo Guo-Qiang
Chaudhari Chandra
Glass Kenneth
Glass & Associates
Integrated Device Technology Inc.
LandOfFree
Method for forming CMOS structure with void-free dielectric... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming CMOS structure with void-free dielectric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming CMOS structure with void-free dielectric... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3730209