Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Diffusing a dopant
Reexamination Certificate
2008-03-14
2010-10-12
Bryant, Kiesha R (Department: 2891)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Diffusing a dopant
C438S288000, C438S519000, C438S545000, C438S555000, C257S324000, C257SE21657
Reexamination Certificate
active
07811915
ABSTRACT:
A method for forming a semiconductor device includes forming a first dielectric layer over a first portion of a substrate, forming a charge storage layer over the first dielectric layer and etching a trench in the charge storage layer and the first dielectric layer, where the trench extends to the substrate. The method also includes implanting n-type impurities into the substrate to form an n-type region having a first depth and a first width and implanting p-type impurities into the substrate after implanting the n-type impurities, the p-type impurities forming a p-type region having a second depth and a second width. The method further includes forming a second dielectric layer over the charge storage layer and forming a control gate over the second dielectric layer.
REFERENCES:
patent: 5635415 (1997-06-01), Hong
patent: 6248635 (2001-06-01), Foote et al.
patent: 6723649 (2004-04-01), Chang et al.
patent: 6958272 (2005-10-01), Lingunis et al.
patent: 6987048 (2006-01-01), Cheng et al.
patent: 7176113 (2007-02-01), Wong et al.
patent: 7408222 (2008-08-01), Hagenbeck et al.
patent: 2002/0151138 (2002-10-01), Liu
patent: 2003/0067032 (2003-04-01), Caprara et al.
patent: 2003/0104670 (2003-06-01), Wu
patent: 2004/0108540 (2004-06-01), Yoshino
patent: 2004/0110344 (2004-06-01), Huang et al.
patent: 2006/0014348 (2006-01-01), Wu
U.S. Appl. No. 11/380,971, by Weidong Qian et al., entitled “Bit Lines for Semiconductor Devices”, filed May 1, 2006; 30 pages.
Kamal Tazrien
Qian Weidong
Ramsbey Mark T.
Bryant Kiesha R
Harrity & Harrity LLP
Spansion LLC
Tornow Mark W
LandOfFree
Method for forming bit lines for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming bit lines for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming bit lines for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4166300