Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-07-17
2002-12-03
Pham, Long (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S628000, C438S618000, C438S622000, C438S625000, C438S629000, C438S687000, C257S751000, C257S753000
Reexamination Certificate
active
06489231
ABSTRACT:
FIELD
The invention relates generally to the field of integrated circuit fabrication and, in particular, to improved metallization methods useful in the production of semiconductor devices.
BACKGROUND
During the manufacture of integrated circuits, such as semiconducting devices, various conductive and insulative layers of material are deposited on a substrate to provide circuits and interconnects between the circuits. As integrated circuits continue to shrink in size and become more powerful, newer and better manufacturing techniques are devised to improve their performance.
It is desirable for the metallization process to provide surfaces that have high reflectivity. Reflectivity is an indication of the surface roughness, or smoothness, as determined by the amount of light reflected from the surface. Surfaces with a low reflectivity are typically rougher than surfaces of the same material that have a high reflectivity. The reflectivity is expressed in terms of a percentage, based on the intensity of the reflected light compared to the intensity of the incident light. A highly reflective surface tends to be easier to planarize using a process such as chemical mechanical polishing.
Metal layers that are electroplated on sputtered barrier and seed layer systems typically exhibit a high degree of surface roughness. This is especially true for copper layers that are electroplated on top of a tantalum nitride, tantalum barrier layer and copper seed layer that are deposited using a self ionized plasma sputter process. High surface roughness of the electroplated copper layers manifests itself as a relatively low reflectance, which condition is also called haze, which in other words is a reflectance that is below about seventy percent.
Self ionized plasma deposited barrier seed layer also typically exhibit a high degree of instability. As the layer self anneals, the mean sheet resistance and sheet resistance uniformity tend to change for several hours or so after deposition. The reflectivity problems and resistivity problems, described above, adversely affect later processes such as the chemical mechanical polishing step, and tends to impact line resistance and electromigration properties of the layer.
There exists a need, therefore, for improved methods of manufacture to enhance the uniformity of the underlying layers and increase the reflectance of the plated layers, while at the same time maintaining adequate barrier layers between the electroplated layer and the substrate.
SUMMARY
The above and other needs are met by a method for creating a highly reflective surface on an electroplated conduction layer. A barrier layer is deposited on a substrate using a self ionized plasma deposition process. The barrier layer has a thickness of no more than about one hundred angstroms. An adhesion layer is deposited on the barrier layer, using a self ionized plasma deposition process. A seed layer is deposited on the adhesion layer, also using a self ionized plasma deposition process, at a bias of no less than about one hundred and fifty watts. The combination of the barrier layer, adhesion layer, and seed layer is at times referred to herein as the barrier seed layer. The conduction layer is electroplated on the seed layer, thereby forming the highly reflective surface on the conduction layer, where the highly reflective surface has a reflectance of greater than about seventy percent.
In another aspect the invention provides a method for creating a highly reflective surface on a metal layer system having a substantially constant mean sheet resistance. A barrier layer is deposited on a substrate using a self ionized plasma deposition process. The barrier layer has a thickness of no more than about one hundred angstroms. An adhesion layer is deposited on the barrier layer, using a self ionized plasma deposition process. A seed layer is deposited on the adhesion layer, also using a self ionized plasma deposition process, at a bias of no less than about one hundred and fifty watts. A conduction layer is electroplated on the seed layer, thereby forming the highly reflective surface on the conduction layer, where the highly reflective surface has a reflectance of greater than about seventy percent.
An advantage of the invention is that the electroplated conduction layer deposited on the barrier seed layer formed as described above exhibits a significantly higher reflectance, or in other words much lower surface roughness, than an electroplated conduction layer deposited on a barrier seed layer formed by prior art processes. Furthermore, the self ionized plasma deposited barrier seed layer as described above tends to be more uniform and stable over time with respect to the mean sheet resistance of the layer, which may indicate a lower degree of self annealing. Because the mean sheet resistance of the barrier seed layer is relatively constant over time, the amount of elapsed time between the barrier seed layer deposition and the electroplating step is less critical, and may be substantially shorter. The process is also tends to reduce electromigration within the electroplated conduction layer.
REFERENCES:
patent: 6410985 (2002-01-01), Chan et al.
patent: 6350364 (2002-02-01), Jang
patent: 6372622 (2002-04-01), Tan et al.
patent: 6398855 (2002-06-01), Palmans et al.
patent: 6413383 (2002-07-01), Chiang et al.
patent: 6426293 (2002-07-01), Wang et al.
patent: 2002/0041028 (2002-04-01), Choi et al.
patent: 2002/0093075 (2002-07-01), Marathe et al.
patent: 001069612 (2001-01-01), None
Gatabay Wilbur G.
Kumar Kiran
Wang Zhihai
LSI Logic Corporation
Luedeka Neely & Graham
Pham Long
LandOfFree
Method for forming barrier and seed layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming barrier and seed layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming barrier and seed layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2996966