Method for forming active devices on and in exposed surfaces of

Details Method for forming active devices on and in exposed surfaces of Method for forming active devices on and in exposed surfaces of

1995-12-07

1998-04-14

Bowers, Jr., Charles L.

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438928, 257773, H01L 21283

Patent

active

057390673

ABSTRACT:
A method for the formation of active devices upon and within exposed surfaces of both sides of a silicon wafer is presented. A dual-sided silicon wafer is provided having a first surface and an opposed second surface prepared similarly to achieve surfaces suitable for fabricating semiconductor devices. The method advantageously integrates the ability to preform wafer processing operations on both exposed surfaces separately or simultaneously. Wafer processing operations are layering, patterning, doping, and heat treatment. The processing sequence is complete when a doped region and a patterened interconnect line electrically coupled thereto (i.e., minimal integrated circuits) are formed upon and within both surfaces of the dual-sided silicon wafer. A wafer handling system and processing station for dual-sided silicon wafers are described. In addition, a technique of applying a protective layer over one surface of a dual-sided silicon wafer is also described. Once a protective layer has been applied over one surface of a dual-sided silicon wafer, one or more wafer processing operations may be carried out upon the opposed surface using common wafer processing equipment without damaging the structures formed upon and within the surface covered with the protective layer. The protective layer may later be stripped away in order to gain access to the covered surface for further processing.

REFERENCES:
patent: 3577037 (1971-05-01), DiPietro et al.
patent: 3592705 (1971-07-01), Kawashima et al.
patent: 3648131 (1972-03-01), Stuby
patent: 3706129 (1972-12-01), McCann
patent: 3972113 (1976-08-01), Nakata et al.
patent: 4051507 (1977-09-01), Rosvold
patent: 4505799 (1985-03-01), Baxter
patent: 5233219 (1993-08-01), Shimoji et al.
patent: 5625209 (1997-04-01), Appleton et al.
S. Wolf & R.N. Tauber, "Silicon processing for the VLSI Era" vol. I, pp. 182-191, 280-283, 321-323, Jun. 1986.
S. Wolf, "Silicon processing for the VLSI Era" vol. II, pp. 229-231, Jun. 1990.

Affiliated with

Also associated with

Rating

Method for forming active devices on and in exposed surfaces of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming active devices on and in exposed surfaces of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming active devices on and in exposed surfaces of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-634301