Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-03-08
2011-03-08
Pham, Thanh V (Department: 2894)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S039000, C438S042000, C438S717000, C438S736000, C438S942000, C438S950000, C257SE21023
Reexamination Certificate
active
07902071
ABSTRACT:
A method for forming a trench-gated field effect transistor (FET) includes the following steps. Using a first mask, defining and simultaneously forming a plurality of active gate trenches and at least one gate runner trench extending to a first depth within a silicon region such that (i) the at least one gate runner trench has a width greater than a width of each of the plurality of active gate trenches, and (ii) the plurality of active gate trenches are contiguous with the at least one gate runner trench; and using the first mask and a second mask for protecting the at least one gate runner trench, further extending only the plurality of active gate trenches to a second and final depth within the silicon region.
REFERENCES:
patent: 3257626 (1966-06-01), Marinace et al.
patent: 3900863 (1975-08-01), Kim
patent: 5814858 (1998-09-01), Williams
patent: 6316280 (2001-11-01), Fujiwara
patent: 6384955 (2002-05-01), Tada et al.
patent: 6548317 (2003-04-01), Taniguchi et al.
patent: 6653161 (2003-11-01), Morse
patent: 6673680 (2004-01-01), Calafut
patent: 6690062 (2004-02-01), Henninger et al.
patent: 6838722 (2005-01-01), Bhalla et al.
patent: 6861701 (2005-03-01), Williams et al.
patent: 7345342 (2008-03-01), Challa et al.
patent: 7449354 (2008-11-01), Marchant et al.
patent: 7772642 (2010-08-01), Marchant
patent: 2005/0161735 (2005-07-01), Aoki et al.
patent: 112006003618 (2008-11-01), None
patent: WO 2007117312 (2007-10-01), None
International Search Report of the International Searching Authority for Application No. PCT/US2006/061423, mailed on Nov. 28, 2008, 2 pages.
Written Opinion of the International Searching Authority for Application No. PCT/US2006/061423, mailed on Nov. 28, 2008, 9 pages.
Notice of Allowance of U.S. Appl. No. 11/327, 657, mailed on Jun. 24, 2008, 5 pages.
Notice of Allowance for U.S. Appl. No. 11/327,657, mailed on Jul. 24, 2008, 6 pages.
Non-Final Office Action for U.S. Appl. No. 12/241,481, mailed on Feb. 11, 2009, 11 pages.
Final Office Action for U.S. Appl. No. 12/241,481, mailed on Sep. 30, 2009, 7 pages.
Notice of Allowance for U.S. Appl. No. 12/241,481, Apr. 15, 2010, 6 pages.
Fairchild Semiconductor Corporation
Kilpatrick Townsend and Stockton LLP
Pham Thanh V
LandOfFree
Method for forming active and gate runner trenches does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming active and gate runner trenches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming active and gate runner trenches will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2638586