Semiconductor device manufacturing: process – Making passive device – Resistor
Reexamination Certificate
2001-10-05
2002-12-31
Whitehead, Jr., Carl (Department: 2822)
Semiconductor device manufacturing: process
Making passive device
Resistor
C438S298000, C438S383000, C438S450000, C438S526000, C438S530000, C438S947000
Reexamination Certificate
active
06500723
ABSTRACT:
FIELD OF THE INVENTION
The invention relates generally to the field of semiconductor manufacturing and more specifically to wells under a trench isolation layer.
RELATED ART
For electrostatic discharge (ESD) protection circuit, high value resistors are often required. In order to achieve such resistance values, well resistors, formed from implanted well regions underneath thin isolation layers, are often used. These well regions exhibit a characteristic sheet resistance, typically defined in units of ohms per square. Typically, well resistor layouts are formed in a rectangular shape. The length to width ratio of each resistor is chosen based upon the targeted total resistance value. Length is defined as the dimension parallel to the current flow, width is the dimension perpendicular to the current flow. The minimum width of each resistor is chosen in order to attain repeatable well sheet resistance. By increasing the resistivity of the well region the area of the resistor could decrease thereby saving a significant amount of real estate of the integrated circuit, which leads to cost savings. One way to increase the resistivity is to perform multiple ion implantation steps using various well doses for different regions of the integrated circuit. However, this results in additional patterning and masking steps, thereby, increasing cycle time and cost of manufacturing. Therefore, there is a need for a process that increases the resistivity of the well region without increasing cycle time and cost.
REFERENCES:
patent: 5308786 (1994-05-01), Lur et al.
patent: 5736445 (1998-04-01), Pfirsch
patent: 5998266 (1999-12-01), So
patent: 6001663 (1999-12-01), Ling et al.
patent: 6063659 (2000-05-01), Le
patent: 6133126 (2000-10-01), Reisinger et al.
patent: 6190987 (2001-02-01), Kasai et al.
patent: 6362067 (2002-03-01), Hall
patent: 6376321 (2002-04-01), Popovic et al.
patent: 2-051263 (1990-02-01), None
patent: 2000195944 (2000-07-01), None
Tommy M.L. Lai et al., “Implementation Of Linear Doping Profiles For High Voltage Thin-Film SOI Devices”, Proceedings of 1995 Int'l. Symposium on Power Semiconductor Devices & ICs, Yokohama, pgs. 315-320.
Dengi Aykut
Khazhinsky Michael G.
Miller James W.
Clingan, Jr. James L.
Jr. Carl Whitehead
Motorola Inc.
Thomas Janice M.
Vo Kim-Marie
LandOfFree
Method for forming a well under isolation and structure thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a well under isolation and structure thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a well under isolation and structure thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2990782