Method for forming a void free via

Details Method for forming a void free via Method for forming a void free via

2005-12-20

2005-12-20

Flynn, Nathan J. (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C257S750000, C257S734000, C257S741000

Reexamination Certificate

active

06977437

ABSTRACT:
A multilevel metal and via structure is described. The metal conductors include a base or seed layer, a bulk conductor layer, a capping layer, and a barrier layer, and the via structure include a seed layer, a diffusion barrier layer and a metal plug. The via seed layer is controlled to a thickness that discourages the reaction between the via seed layer and the bulk conductor layer. The reaction may result in the formation of harmful voids at the bottom of the vias and is caused by having the via seed metal coming in contact with the bulk conductor through openings in the barrier layer.

REFERENCES:
patent: 5312775 (1994-05-01), Fujii et al.
patent: 5360995 (1994-11-01), Graas
patent: 5824597 (1998-10-01), Hong
patent: 5827777 (1998-10-01), Schinella et al.
patent: 5874358 (1999-02-01), Myers et al.
patent: 5918149 (1999-06-01), Besser et al.
patent: 6329718 (2001-12-01), Van Ngo et al.
patent: 6333261 (2001-12-01), Lin et al.
patent: 6368958 (2002-04-01), Ho et al.
patent: 2002/0096768 (2002-07-01), Joshi

Affiliated with

Also associated with

Rating

Method for forming a void free via does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming a void free via, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a void free via will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3521481