Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2000-07-06
2002-04-16
Bowers, Charles (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
Reexamination Certificate
active
06372665
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to a process for forming a semiconductor device, and more particularly, to a process for forming an interconnect structure in a semiconductor and its method of formation.
BACKGROUND OF THE INVENTION
Semiconductor devices are continuing to being scaled to smaller dimensions. As the size of interconnects making up the various levels of the semiconductor devices continue to decrease, so to does the spacing between them. The combination of smaller linewidths and spacing introduces new problems with respect to the interconnect's resistance and capacitance. The smaller linewidth dimensions increases the resistance (R) of the conductive lines. The reduction in spacing between conductive lines increases the capacitance (C) between them. The associated resistance-capacitance (RC) coupling introduces problems with respect to propagation delay, crosstalk noise, and power dissipation of the device circuitry.
Copper interconnect technology and low dielectric constant (low-k) materials are two areas currently being developed by semiconductor device manufacturers in an effort to overcome the problems associated with increasing resistance and capacitance. The dielectric constant of a material separating two conducting films directly impacts the interconnect capacitance of a semiconductor device. To address these problems, new materials having lower dielectric constants are being investigated to replace dielectric films commonly used in semiconductor device fabrication. Air has a dielectric constant, or k value equal to one, and is considered to be the perfect insulator. Commonly used silicon dioxide (SiO
2
), by comparison, has a dielectric constant of approximately 4.2. For the purposes of this specification, a low-k material for use as a semiconductor insulator is any material having a dielectric constant less than approximately 3.5.
In one particular interconnect scheme, a dual inlaid structure is formed. After forming a first interconnect level, an interlevel dielectric (ILD) layer having a dual inlaid opening is formed. One technique in the prior art uses three relatively high dielectric constant hardmask films with low-k dielectric films layered between them. The dual inlaid structure is formed by opening a via and a trench in the dielectric films using a “via first, trench last” or “trench first, via last” processing sequence. Following these steps, an interconnect structure is formed within the trench and the via opening.
One problem with the prior art includes its use of chemically vapor deposited silicon nitride materials, including plasma enhanced silicon nitride or silicon oxynitride compounds to form a hardmask film that separates the low-k dielectric films. These materials have a relatively high dielectric constant (i.e., greater than five) that increases the total dielectric constant of the ILD layer and raises the line-to-line capacitance within the device. Additionally, the use of multiple hardmask films further complicates the manufacturing process by requiring additional film depositions and etch processes to be incorporated into the process flow in order to manufacture the semiconductor device.
REFERENCES:
patent: 5269880 (1993-12-01), Jolly et al.
patent: 5635423 (1997-06-01), Huang et al.
patent: 5741626 (1998-04-01), Jain et al.
patent: 5783485 (1998-07-01), Ong et al.
patent: 5877075 (1999-03-01), Dai et al.
patent: 5877076 (1999-03-01), Dai
patent: 5882996 (1999-03-01), Dai
patent: 5897375 (1999-04-01), Watts et al.
patent: 5920790 (1999-07-01), Wetzel et al.
patent: 5926732 (1999-07-01), Matsuura
patent: 5939334 (1999-08-01), Nguyen et al.
patent: 5939788 (1999-08-01), McTeer
patent: 5960270 (1999-09-01), Misra et al.
patent: 5989997 (1999-11-01), Lin et al.
patent: 6001730 (1999-12-01), Farkas et al.
patent: 6016000 (2000-01-01), Moslehi
patent: 6030904 (2000-02-01), Grill et al.
Cave Nigel Graeme
Herrick Matthew Thomas
Sparks Terry Grant
Watanabe Joy Kimi
Bowers Charles
Motorola Inc.
Rodriguez Robert A.
Thompson Craig
LandOfFree
Method for forming a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2849742