Fishing – trapping – and vermin destroying
Patent
1993-07-01
1994-11-29
Fourson, George
Fishing, trapping, and vermin destroying
437 45, 437 44, 148DIG126, H01L 21265
Patent
active
053690451
ABSTRACT:
A method of forming a LDMOS transistor device 10 is disclosed herein. A semiconductor layer 14 is provided. The layer 14 may be an n-type RESURF region formed over a p-substrate 12. An insulating layer 24, such as a field oxide, is formed on the semiconductor layer 14. The insulating layer 24 is then patterned to expose source and drain windows. A D-well region 20 is then formed within the source window portion of the semiconductor layer. A sidewall region is formed adjacent a sidewall of the insulating layer around the source window. The source and drain regions 16 and 18 are then formed, for example by implanting arsenic or phosphorus ions. A gate electrode 26 is formed over a portion of the D-well region 20 between the source region 16 and the insulating layer 24. The gate electrode 26 is formed over a channel region within the D-well 20 between the source 16 and drain 18.
REFERENCES:
patent: 4757032 (1988-07-01), Contiero
patent: 4798810 (1989-01-01), Blanchard et al.
patent: 4810665 (1989-03-01), Chang et al.
patent: 4879254 (1989-11-01), Tsuzuki et al.
patent: 4883767 (1989-11-01), Gray et al.
patent: 4890142 (1989-12-01), Tonnel et al.
patent: 4902636 (1990-02-01), Akiyama et al.
patent: 4904614 (1990-02-01), Fisher et al.
patent: 4922327 (1990-05-01), Mena et al.
patent: 5032532 (1991-07-01), Mori et al.
patent: 5059547 (1991-10-01), Shirai
patent: 5068700 (1991-11-01), Yamaguchi et al.
patent: 5237193 (1993-08-01), Williams et al.
patent: 5248627 (1993-09-01), Williams
Kwon Oh-Kyong
Ng Wia T.
Donaldson Richard L.
Fourson George
Kesterson James C.
Mason David M.
Matsil Ira S.
LandOfFree
Method for forming a self-aligned lateral DMOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a self-aligned lateral DMOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a self-aligned lateral DMOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-73774