Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Self-aligned
Patent
1997-07-10
1998-06-30
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Self-aligned
438366, 438341, 438350, 148DIG10, H01L 21301
Patent
active
057733503
ABSTRACT:
In a method of fabricating a self-aligned bipolar junction transistor with silicide extrinsic base contacts and selective epitaxial grown intrinsic base region, the sinker and buried N+ layer regions are formed in a semiconductor substrate with trench oxide isolation. Thin oxide is then formed on the structure. Next, metal silicide is deposited on the thin oxide and p-dopant implanted into the silicide. LTO is then deposited on the doped silicide followed by deposition of nitride. Next, the nitride, LTO and silicide layers are etched, stopping on the thin oxide layer. The thin oxide is then etched to expose the silicon. The etch undercuts the thin oxide under the nitride. A thin p+ epitaxial base is then selectively grown on the silicon and the metal silicide only. The base can be silicon or a silicon germanium layer to form a heterojunction transistor. Next, thin LTO is deposited followed by deposition of nitride. An RIE of the nitride is then performed to form nitride spacers, stopping on the thin LTO. The thin LTO is then wet etched to open the epitaxial base. A n-type, low-doped, selective single crystalline silicon emitter is then grown. This is followed by deposition of polysilicon and an n-dopant implant into the polysilicon. The polysilicon is then masked and etched to define a n+ polysilicon region in contact with the n-type single crystalline emitter. Next, a layer of oxide is deposited, followed by a furnace drive and rapid thermal anneal activation step for the base and emitter. Base, emitter and collector vias are opened and a metallization layer is formed and patterned to provide base, emitter and collector contacts.
REFERENCES:
patent: 4849371 (1989-07-01), Hansen et al.
patent: 4851362 (1989-07-01), Suzuki
patent: 5024957 (1991-06-01), Harame et al.
patent: 5234844 (1993-08-01), Okita
patent: 5346840 (1994-09-01), Fujioka
patent: 5365090 (1994-11-01), Taka et al.
patent: 5484737 (1996-01-01), Ryun et al.
patent: 5504018 (1996-04-01), Sato
patent: 5591656 (1997-01-01), Sawada
patent: 5614425 (1997-03-01), Kimura et al.
Mamoru Ugajin, et al., "SiGe Drift Base Bipolar Tansistor with Self-Aligned Selective CV-Tungsten Electrodes", IEEE Transactions on Electron Devices, vol. 41, No. 3, Mar. 1994, pp. 427-431.
Dietrich Vook, et al., "Double-Diffused Graded Si-Ge-Base Bipolar Transistors", IEEE Transactions on Electron Devices, vol. 41, No. 6, Jun. 1994, pp. 1013-1017.
Fumihiko Sato, et al., "A Super Self-Aligned Slectively Grown SiGe Base (SSSB) Bipolar Transistor Fabricated by Cold-Wall Type UHV/CVD Technology", vol. 41, No. 8, Aug. 1994, pp. 1373-1378.
R. Bashir, et al., "A Simple Process to Produce a High Wuality Silicon Surface Prior to Selective Epitaxial Growth", IEEE Electron Device Letters, vol. 16, No. 7, Jul. 1995, pp. 306-308.
Bashir Rashid
Herbert Francois
National Semiconductor Corporation
Nguyen Tuan H.
LandOfFree
Method for forming a self-aligned bipolar junction transistor wi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a self-aligned bipolar junction transistor wi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a self-aligned bipolar junction transistor wi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1858628